JESD204B Link Debug

DEL JONES

September 2015
Webinar Agenda

- **General Link Debugging Guidelines**
  - Process overview
  - Detecting where synchronization between the JESD204B transmitter (JTX) and receiver (JRX) failed

- **HAD Products**
  - Device-specific link startup requirements
  - Platform board (FPGA) features and registers
  - Debug process
    - Using test modes
    - Using Visual Analog and available FPGA features (product dependent)
  - Validating subclass 1 operation
  - Common link issues

- **HDC Products**
  - Link startup requirements
  - Link status and error monitor registers
  - Debug process
    - Using test modes
  - Validating subclass 1 operation
General Link Debugging

Process Overview

- Is the Link running? – check SYNC~ and link status bits
  - What is the status of the SYNC~ signal?
    - High – usually indicates CGS has completed
    - Low – indicates the JRX is not ready or there is a CGS error
    - Toggling – indicates there is an ILAS error or data bit errors (depending on the JRX error monitoring settings)
  - The ADS7 Evaluation platforms for ADC’s include 6 status LED’s
    - LED1 indicates GT REFCLK is present.
    - LED2 indicates GT recovered clock is present.
    - LED3 indicates GT reset sequence is complete.
    - LED4 indicates JESD204 CGS detected.
    - LED5 indicates JESD204 ILAS detected.
    - LED6 indicates FIFO is full and ready to be read.

- ADI DACs include several link status bits
  - CGS passed (0x470)
  - Frame Sync has passed (0x471)
  - ILAS has passed (0x473)
  - Checksums are verified (0x472)

- ADI transceiver (TRX) devices use API drivers to access framer and deframer status
  - ILAS state and status
  - Checksum valid
  - Frame Sync
General Link Debugging

Process Overview

- Are the clocks present and PLL’s locked?
  - ADS7 LEDs 1 & 2 only indicate clocks are present
    - If LEDs 1, 2, and 3 are on, the PLL is locked
  - ADI ADCs and DACs have a PLL Lock status bit
  - If the reference clock is wrong frequency or has poor signal quality, it is likely to result in CGS error
    - Probe the clock for these issues
    - The 204B lanes can also be probed to confirm it is running at the expected lane rate since CGS is a repetitive pattern

- Do the JTX and JRX configuration parameters match?
  - A configuration mismatch can result in ILAS errors
  - ADI DACs have a configuration mismatch (CMM) flag
  - A mismatch will also result in a 204b configuration checksum error

- If link is up, are there errors?
  - ADS7 platform and DACs provide 8b10b error checking
    - NIT, Disp, and UEKC
  - DACs provide 8b10b error checking
    - Also allows for setting interrupts and error counting thresholds
  - TRX provides API drivers to check for 8b10b errors
HAD Product 204B Link
Startup and Debug
AD9680 Link Startup Procedure (subclass 1)

- Startup conditions with continuous SYREF signal:
  - Power system on
  - SYNC~ asserted on power up

- Configuration procedures:

<table>
<thead>
<tr>
<th>STEP</th>
<th>ADR</th>
<th>DATA</th>
<th>Register name</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0x000</td>
<td>0x81</td>
<td>Global SPI config</td>
<td>Software Reset</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>wait &gt;=5ms</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td></td>
<td></td>
<td>Set ADC and DSP modes appropriately</td>
<td>Consult AD9680 DS</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td>Set clock registers appropriately</td>
<td>Consult AD9680 DS</td>
</tr>
<tr>
<td>5</td>
<td>0x571</td>
<td>0x15</td>
<td>204B Link CTRL1</td>
<td>PowerDown_204B_Link</td>
</tr>
<tr>
<td>6</td>
<td>0x570</td>
<td>0xnn</td>
<td>204B quick config</td>
<td>Set JESD204B Parameters</td>
</tr>
<tr>
<td>7</td>
<td>0x56E</td>
<td>0xn0</td>
<td>204B Configuration</td>
<td>Set lane rate to 0x10 if less than 6.25Gbps</td>
</tr>
<tr>
<td>8</td>
<td></td>
<td></td>
<td>See FPGA documentation</td>
<td>Configure JRX parameters (FPGA)</td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td>See FPGA documentation</td>
<td>Arm SYSREF in JRX (FPGA)</td>
</tr>
<tr>
<td>10</td>
<td>0x121</td>
<td>0xnn</td>
<td>SYSREF CTRL</td>
<td>Set &quot;n&quot; for SYSREF n-shot mode (if necessary)</td>
</tr>
<tr>
<td>11</td>
<td>0x120</td>
<td>0xnn</td>
<td>SYSREF CTRL</td>
<td>Set/arm SYSREF mode (n-shot or continuous)</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>if subclass 1</td>
</tr>
<tr>
<td>12</td>
<td></td>
<td></td>
<td>wait &gt;=5us</td>
<td>Wait for link power down to settle</td>
</tr>
<tr>
<td>13</td>
<td>0x571</td>
<td>0x14</td>
<td>204B Link CTRL1</td>
<td>PowerUp_204B_Link</td>
</tr>
</tbody>
</table>
**AD9680 Link Startup Timing**

### Startup Timing:

- **PLL Lock Time** = 2 ms
- **Wake Up Time (from Power Down)** = 4 ms
- **Alignment Time** = 4 LMFC Periods (max)
- **ILAS starts on next LMFC after SYNC~ de-asserted.**
- **JESD204B LMFC Alignment Completed**
- **SYNC~ De-asserted**
- **No JESD204B LMFC Alignment Is Required**
- **CGS Internal Clock Alignment (Send 0’s on link)**
- **PLL Locked**
- **JESD204B LMFC Alignment Is Required**
- **ILAS Completed**
- **User Data (UD)**
- **CGS=Code Group Synchronization**
- **ILAS=Initial Lane Alignment Sequence**
- **UD=User Data**

**CGS**

**SYNC~**

**LMFC (inside ADC)**

---

**CGS=Code Group Synchronization**

**ILAS=Initial Lane Alignment Sequence**

**UD=User Data**
AD9250 Link Startup Procedure (subclass 1)

For Subclass 1 and Nyquist Input clock:
1. Apply power to the AD9250, allow voltages and clocks to stabilize
2. Apply a soft reset by writing 0x3C to Register 0x00
3. Wait at least 500 us
4. Set 0xEE and 0xEF to a value of 0x80 (FIFO clk adjust)
5. Configure the AD9250 as desired including the JESD204B parameters.
6. Establish an LMFC within the AD9250 by providing a SYSREF signal and setting 0x3A appropriately
7. Perform the clock adjustment writes to 0xEE and 0xEF, (see data sheet)
8. Wait at least 6 LMFC’s
9. Enable the JESD204B Receiver to initiate link synchronization

For Subclass 1 and Harmonic Input clock:
1. Apply power to the AD9250, allow voltages and clocks to stabilize
2. Assert power down by either using the PDWN input or by setting register 0x08 to 0x05
3. Configure proper clock divide setting in register 0x0B.
   ▪ Commit clock divide setting by writing 0x01 to register 0xFF.
4. Set 0xEE and 0xEF = 0x80 (FIFO timing adjust enable)
5. Configure the AD9250 as desired including the JESD204B parameters.
6. De-assert power down and wait at least 250 ms
7. Set 0xF3 to 0xFF to reset FIFO clock alignment
8. Wait at least 6 LMFC’s
9. Establish an LMFC within the AD9250 by providing a SYSREF signal and setting 0x3A appropriately
10. Perform the clock adjustment writes to 0xEE and 0xEF, (see data sheet)
11. Enable the JESD204B Receiver to initiate the link
12. Wait at least 6 LMFC’s
13. Bring the JESD204B receiver out of reset
AD9250 Link Startup Timing

Tx_SYSREF

Tx_Dev. CLK
(245.76MHz)

Tx_LMFC

Tx_SYNCb

Tx_LMFC
K28.5

D10.2
(0x4A)

K28.5

ILAS

ADC Data

Rx_SYSREF

Rx_Dev. CLK
(122.88MHz)

Rx_LMFC

Next LMFC Rising edge

1x Tx_LMFC = 16x Tx_Dev. CLK

5-6x
2.2-3.8x

1x Rx_LMFC = 8x Rx_Dev. CLK

1x Rx_LMFC

16x Rx_Dev. CLK

5-6x

Tx_Dev. CLK

245.76MHz

1x Rx_LMFC

245.76MHz

Tx_LMFC

ILAS

D10.2
(0x4A)

K28.5

K28.5

ILAS

ADC Data

Rx_Dev. CLK

Tx_SYSREF

Tx_LMFC

Tx_SYNCb

Tx_LMFC
K28.5

D10.2
(0x4A)

K28.5

ILAS

ADC Data

Rx_SYSREF

Rx_Dev. CLK
(122.88MHz)

Rx_LMFC
AD9625 Link Startup Procedure (subclass 1)

- **Startup conditions with continuous SYREF signal:**
  - Power system on
  - SYNC~ asserted on power up

- **Configuration procedures:**

<table>
<thead>
<tr>
<th>STEP</th>
<th>ADR</th>
<th>DATA</th>
<th>Register name</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0x00</td>
<td>0x3C</td>
<td>Global SPI config</td>
<td>Software Reset</td>
</tr>
<tr>
<td>2</td>
<td></td>
<td></td>
<td>wait &gt;=5ms</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>0x5F</td>
<td>0x15</td>
<td>204B Link CTRL1</td>
<td>PowerDown_204B_Link</td>
</tr>
<tr>
<td>4</td>
<td>0x6E</td>
<td>0x0n</td>
<td>204B Configuration</td>
<td>Set number of lanes</td>
</tr>
<tr>
<td>5</td>
<td>0x80</td>
<td>0xF0</td>
<td>204B Lane Power Down</td>
<td>Lane4 to 7 Power Down</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>SYSREF CTRL</td>
<td>One shot mode</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>0x3A</td>
<td>0x06</td>
<td>SYSREF CTRL</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>0x8A</td>
<td>0x20</td>
<td>204B Sysref Control</td>
<td>Sysref Serializer Reset Disable (arm SYSREF)</td>
</tr>
<tr>
<td>13</td>
<td>0xFF</td>
<td>0x01</td>
<td>Device update</td>
<td>Transfer data to slave registers</td>
</tr>
<tr>
<td>14</td>
<td></td>
<td></td>
<td></td>
<td>Wait for link power down to settle</td>
</tr>
<tr>
<td>15</td>
<td>0xFF</td>
<td>0x01</td>
<td>Device update</td>
<td>Transfer data to slave registers</td>
</tr>
</tbody>
</table>

See FPGA documentation
Set ADC and DSP modes appropriately
Configure JESD204B parameters
Configure JRX parameters (FPGA)
Arm SYSREF in JRX (FPGA)
Transfer data to slave registers
Wait for link power down to settle
Transfer data to slave registers
AD9625 Link Startup Timing

- AD9625 SYSREF to SYNCb Timing (Recommended)

- Invalid Tx_LMFCs
  4.0~4.1 cycles

- ~5.5x LMFC (5.2-5.8x)

- ILAS is asserted
  Next LMFC

- K28.5

- 4x LMFC

- ADC DATA

- Link Established
Status LEDs

- In general, if one LED is off, then subsequent LEDs can be ignored
- GT REFCLK present (LED1)
  - Activity detection only – frequency and lock status are not detected
  - If not illuminated, check for clock source being present.
- GT recovered clock present (LED2)
  - Activity detection only – frequency and lock status are not detected
  - If not illuminated, check clock frequency, amplitude and signal quality
- GT reset sequence complete (LED3).
  - If LED’s 1 & 2 are illuminated, this one should be too, indicating PLL lock
  - If not illuminated, check the frequency and signal quality of the ref clock
- FPGA reference clock (refclk)
  - On ADI ADC evaluation boards, the refclk to FPGA is typically LR/20
    - So, for a 10Gbps lane rate, the refclk should be 500MHz
    - See the device specific ADS7 data capture user guide for guidance on setting refclk
Status LEDs (cont.)

- **CGS detected (LED4)**
  - K28.5 symbols were detected and CGS is achieved
  - If not illuminated, check the frequency and signal quality of the ref clock
    - L parameter mismatch could also cause a CGS error

- **ILAS detected (LED5)**
  - K28.0 and K28.3 symbols were detected in the correct sequence
  - Parameters and ramp pattern not checked
  - If not lit, check for CMM between JTX and JRX (affects K28.n placement)

- **FIFO full (LED6).**
  - Lane FIFO’s are full (implies ILAS complete)
FPGA registers accessible using direct register access in SPI Controller or ACE

- Register bits for each of the 1st 5 LEDs are accessible
  - They have the same function as the LEDs
- Error checking of captured data:
  - Not-in-table error flags, one bit per lane to indicate not-in-table errors have been detected by JESD204 IP during ADC data capture.
  - Disparity error flags, one bit per lane to indicate disparity errors have been detected by JESD204 IP during ADC data capture.
  - Unexpected K error flags, one bit per lane to indicate unexpected K characters have been detected by JESD204 IP during ADC data capture.
- Continuous GT error checking
  - Checking begins at system reset, and continues until the next reset
  - 64-bit total error count register - count is bytes per lane
  - Not-in-table (NIT) error count, 16-bits per lane, bytes are counted, count stops if max is reached
  - Disparity (DISP) error count, 16-bits per lane, bytes are counted, count stops if max is reached
- See the device specific ADS7 data capture user guide for complete list of FPGA registers and their location
There are several test modes available that can be used in conjunction with Visual Analog and/or a high-speed scope to help diagnose link issues:

- **PRBS patterns (also called a PN sequence)** are typically available at the ADC output or the PHY input:
  - For signal integrity testing (8b10b or ILAS errors are occurring) enable the pattern at the PHY input (R0x573)
  - Either the PN7 or PN9 sequences can be used
  - Note that the ADS7 board does not currently have pattern checking capability in the FPGA but VA can validate patterns in software

- If using VA to validate a PRBS pattern, use ADC test mode register (0x550) to insert the pattern at the ADC output.

- Settings that can offset signal integrity issues include “pre-emphasis” and “swing voltage” on the ADC and equalizer settings on the FPGA.

- Note that the ADS7 platform board does not currently have access to the equalizer registers.
More test modes

- Ramp and other data patterns are available at the ADC output and can also be used when checking for data errors
  - Visual Analog has the ability to check ADC data patterns
    - Ramp, PN9, and PN23
  - VA does not validate PHY test patterns since they are “per lane”
- Additionally, for some ADC products, the FPGA program will allow you to trigger a VA capture upon a ramp error
- Scopes with 10b8b decoding can flag 8b10b errors
- User programmable patterns are also available on some ADC’s
  - Can be useful for duplicating a data-dependent issue
  - Disable scrambling and monitor output with high-speed scope that has 10b8b decode capability
FPGA interface debug
Debugging for users of Xilinx IP in their own system

- Xilinx Hardware Debug Guide (from Xilinx pg066 user guide):
  - ADI may not currently give users access to these registers on ADS7 platform boards
    - See the device specific [ADS7 data capture user guide](#) for complete list of FPGA registers
  - General Checks
    - Ensure that all the timing constraints for the core were met during implementation
    - Ensure that all clock sources are clean and in particular that the transceiver reference clocks meet the GTX/GTH/GTP transceiver requirements from the appropriate FPGA Data Sheet.
    - Ensure that all GTX/GTH/GTP transceiver PLLs have obtained lock by monitoring the QPLLLOCK_OUT and/or CPLLLOCK_OUT port either using the Vivado lab tools or by routing the signals to a spare pin
    - Ensure that when regenerating a new GTX/GTH/GTP transceiver the reference clock of the new transceiver matches that of the design
  - Obtaining Lane Synchronization
    - Ensure that the AXI4-Lite registers have been programmed with the correct values for the frame size parameters (octets per frame, frames per multiframe) and scrambling enable/disable so the transmitter matches the receiver.
    - In the case of a receiver ensure that SYNC is de-asserted (set to 1) when valid K28.5 (0xBC) characters are received from the GTX/GTH/GTP by monitoring RXDATA and RXCHARISK from the GTX/GTH/GTP using the Vivado lab tools.
    - In the case of a transmitter ensure that core generates valid K28.5 (0xBC) characters to the GTX/GTH/GTP transceiver by monitoring TXDATA and TXCHARISK from the GTX/ GTH/GTP transceiver using the Vivado lab tools until SYNC is de-asserted (set to 1).
Debugging for users of Xilinx IP in their own system

- Xilinx Hardware Debug Guide (continued):
  - Issues Losing Synchronization Soon After Gaining Synchronization
    - Ensure that the AXI4-Lite registers have been programmed with the correct values for F (Octets per Frame) and K (Frames per Multiframe).

- Xilinx Interface Debug Guide:
  - Debug AXI4-Lite Interfaces
    - Read from a register that does not have all 0s as a default to verify that the interface is functional. Output s_axi_arready asserts when the read address is valid, and output s_axi_rvalid asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:
      - The S_AXI_ACLK and ACLK inputs are connected and toggling.
      - The interface is not being held in reset, and S_AXI_ARESET is an active-Low reset.
      - The interface is enabled, and s_axi_aclken is active-High (if used).
      - The main core clocks are toggling and that the enables are also asserted.
      - If the simulation has been run, verify in simulation and/or a Vivado lab tools capture that the waveform is correct for accessing the AXI4-Lite interface.
From Altera JESD204B IP Core User Guide (UG-01142):

- Consult chapter 7 of Altera’s IP user guide for a detailed description of the guidelines and tools to use when debugging the JESD204B Link.

- General Checks
  - Clocking
    - Check that the frame and link clock frequency settings are correct in the Altera PLL IP core. For the design example, the frame clock is assigned to outclk0 and link clock is assigned to outclk1.
    - Check the device clock frequency at the FPGA and converter.
    - For Subclass 1, check the SYSREF pulse frequency.
    - Check the clock frequency management. For the design example, using Stratix V and Arria V devices, this frequency is 100 MHz.
  - Verify all parameters are matching between the JTX and JRX
  - Troubleshooting tips:
    - Turn off the scrambler and descrambler options as needed.
    - Use single lane configuration and K = 32 value to isolate multiple lane alignment issue.
    - Use Subclass 0 mode to isolate SYSREF related issues like setup or hold time and frequency of SYSREF pulse.
Debugging for users of Altera IP

From Altera JESD204B IP Core User Guide (UG-01142):

- General Checks (continued)
  - SPI Programming tip (check for proper sequence)
    - Altera recommends that you first perform a single register bit setting (for the scramble (SCR) or lane (L) parameters, for example) and then verify that each row of the MIF has the same number of bits as the data width of the ROM that stores the MIF.
  - Miscellaneous checks:
    - Ensure that the sampling rate of the converter is within the minimum and maximum requirements
    - Ensure the lane rates are within the operating specs of both the converter and FPGA
    - Verify pin assignments and signal polarities for SYNC and SYSREF are appropriate

- Debugging the link using Signal Tap
  - Design must contain a Qsys subsystem with the JTAG-to-Avalon-MM Master bridge component
  - Consult UG-01142
HDC Product 204B Link
Startup and Debug
DAC Startup Overview

Follows Device Setup Guide (in datasheet)

1. Connect Hardware
2. Start Up DAC
3. Configure DAC PLL
4. Configure Datapath
5. Configure SERDES

Transport Layer Setup
- SERDES Parameters
- Mode Config (L/M/F/S)

Physical Layer Setup
- SERDES PLL
- Equalizer

Data Link Layer Setup
- Deterministic Latency (Subclass 0,1)
- Crossbar

Error Monitoring
- CGS/FS/CS/ILAS
- Disparity, Not in Table, Unexpected Control Character
Before configuring the part, ensure the following items are connected to the board:

- 5V Power Supply (non-FMC boards)
  - FMC evaluation boards are powered through the FMC connector, no external supply needed
- Clock source
  - Provide a clean clock source to the evaluation board – distributed on the board to the DAC and FPGA for appropriate clocking needs
- USB cable to PC
  - Used for SPI communication to the boards
  - Note: FMC boards have option to send SPI over the FMC connector
- SMA cable to measurement instrument
  - Spectrum analyzer or oscilloscope

Make sure all of these items are connected properly, powered on and stable before moving onto next steps
The “Device Setup Guide” is included in the AD9144, AD9136/AD9135, AD9154 and AD9152 datasheets

Lists out all register write sequences necessarily to start up the DAC with SERDES interface

Worksheet format meant to be self-helping to assist users in calculating their specific condition settings based on the DAC rate, interpolation, and SERDES Mode used

- Uses variable names where it’s necessary to calculate the appropriate setting for different conditions.
- Formulas and tables needed for variable/register calculations are included in the summary sections at the end of the Setup Guide. More details for a given section can be found in the remainder context of the datasheet.
- Gray shaded region denotes the summation of the individual bit variable values for a given register where needed.

<table>
<thead>
<tr>
<th>Addr</th>
<th>Bit No</th>
<th>Value</th>
<th>Variable</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x000</td>
<td>0xBD</td>
<td></td>
<td></td>
<td>Soft reset.</td>
</tr>
<tr>
<td>0x000</td>
<td>0x3C</td>
<td></td>
<td></td>
<td>De-assert reset, set 4-wire SPI.</td>
</tr>
<tr>
<td>0x011</td>
<td>0x7</td>
<td></td>
<td>PdDACs</td>
<td>Power up band gap.</td>
</tr>
<tr>
<td></td>
<td>[6:3]</td>
<td></td>
<td>PdDACs</td>
<td>PdDACs = 0 if all 4 DACs are being used.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td>If not, see the DAC Power-Down Setup section.</td>
</tr>
<tr>
<td>0x080</td>
<td>0x</td>
<td>PdClocks</td>
<td>Power up master DAC.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>PdClocks</td>
<td>PdClocks = 0 if all 4 DACs are being used.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>If not, see the DAC Power-Down Setup section.</td>
</tr>
<tr>
<td>0x081</td>
<td>0x</td>
<td>PdSysref</td>
<td>PdSysref = 0x00 for Subclass 1.</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PdSysref = 0x10 for Subclass 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>See the Subclass Setup section for details on subclass.</td>
</tr>
</tbody>
</table>
JES204B debugging using ADI DACs

- Check PLL lock status (0x281[0])
  - If not locked, check CLK input frequency and signal integrity
- Check the status of each Logical/Link Lane being used
- Each lane will go through the following steps as it begins to establish the links
  - Flags are paged to read back the status for the QBD selected by CurrentLink
  - For each read back, if Bit x = 1 → Link Lane x passed that block

- Link lane has received at least 4 consecutive K28.5 (/K/) characters if it passes this stage
- Link lane has passed initial frame synchronization
- Link lane has passed initial lane alignment sequence
- The checksum sent over the lane matches the sum of the JESD204B parameters sent over the lane during ILAS for that link lane
If all the Link Lanes on a link being used for the given condition have passed CGS, Frame Sync and ILAS → that link has been established properly
- Good Checksum passing is not a requirement to establish the link
- Configuration Mismatch (CMM) is also not a requirement to establish the link
  - This indicates whether the parameters sent by the transmitter/FPGA (Registers 0x400 to 0x40D) match the parameters that were programmed into the receiver/DAC (Registers 0x450 to 0x45D) – different check than the good checksum flags which only check the transmitter parameters calculated checksum vs checksum value sent over the link by the transmitter
  - Note: Modes 11, 12 and 13 on the AD9135/AD9136 will have this error flag due to the need to program different L and M parameters on the TX vs the RX

If all the Link Lanes have not passed these stages, there was an issue establishing the link
Debug options if the link is NOT established:

- If the SERDES PLL is not locked:
  - Check the frequency and signal integrity of the CLK input
  - Check the PLLDIV setting in register 0x289[1:0] to ensure it matches the desired lane rate range

<table>
<thead>
<tr>
<th>LaneRate (Gbps)</th>
<th>Divide by (DivFactor)</th>
<th>SERDES_PLL_DIV_MODE, Register 0x289[1:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.44 to 2.76</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>2.88 to 5.52</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>5.75 to 10.64</td>
<td>4</td>
<td>0</td>
</tr>
</tbody>
</table>

- If the SERDES PLL locks but the CGS/FrameSync/ILAS flags do not all pass, some areas to check are:
  - If CGS fails → typically an issue with the clock
    - Perhaps the PLL is locked but at the incorrect frequency
  - If ILAS fails → fails if the /R/, /A/ or /Q/ control characters do not fall in the appropriate places during the first 4 ILAS multiframes
    - This can occur if there is a configuration mismatch between the JTX and JRX
JES204B debugging using ADI DACs

- Debug options if the link is NOT established:

  - FPGAs normally have the ability to run in ‘loop back’ mode to confirm that the transmitter is not the issue when trying to establish the link
    - Recommended to be done before connecting up the DAC to eliminate the first round of debug questions/issues that may occur

  - PHY PRBS Testing: enables BER testing of each physical lane of the links on the DAC, does NOT require the link to be established
    - PRBS7, PRBS15 and PRBS31 supported
The PHY PRBS Test can be used as part of BER testing in order to test the signal integrity of the 204B lanes

- Tests are performed on a “per lane” basis (1 lane at a time)
- Link does not need to be established

Test procedure
1. Start PRBS7, PRBS15, or PRBS31 pattern at the JESD204B transmitter.
2. Select appropriate PRBS pattern in the PHY_PRBS_PAT_SEL register (0x316[3:2])
3. Enable PHY test for all lanes being tested using the PHY_TEST_EN register (0x315).
   - Each bit PHY_TEST_EN enables the PRBS test for the corresponding lane (bit 0 for lane 0, etc.)
4. Toggle PHY_TEST_RESET (register 0x316[0]) from 0 to 1 then back to 0.
5. Set PHY_PRBS_ERROR_THRESHOLD (register 0x319 to register 0x317) as desired.
6. Write a 0 and then a 1 to PHY_TEST_START (register 0x316[1]) to start the test.
7. Wait 500 ms.
8. Stop test - PHY_TEST_START (0x316[1]) = 0.
9. Read PRBS test results.
   - Each bit of PHY_PRBS_PASS (register 0x31D) corresponds to one SERDES lane: 0 is fail, 1 is pass.
   - The number of PRBS errors seen on each failing lane can be read by writing the lane number (0 to 7) to the PHY_SRC_ERR_CNT register (0x316[6:4]) and reading the PHY_PRBS_ERR_COUNT registers (bits[23:0] at registers 0x31C - 0x31A).
   - Max error count is $2^{23}$. 

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>0315</td>
<td>PHY_PRBS_TEST_EN</td>
<td>00</td>
</tr>
<tr>
<td>0316</td>
<td>PHY_PRBS_TEST_CTRL</td>
<td>00</td>
</tr>
<tr>
<td>0317</td>
<td>PHY_PRBS_TEST_THRESHOLD_LObits</td>
<td>00</td>
</tr>
<tr>
<td>0318</td>
<td>PHY_PRBS_TEST_THRESHOLD_MIdbits</td>
<td>00</td>
</tr>
<tr>
<td>0319</td>
<td>PHY_PRBS_TEST_THRESHOLD_HIbits</td>
<td>00</td>
</tr>
<tr>
<td>031A</td>
<td>PHY_PRBS_TEST_ERRCNT_LObits</td>
<td>00</td>
</tr>
<tr>
<td>031B</td>
<td>PHY_PRBS_TEST_ERRCNT_MIdbits</td>
<td>00</td>
</tr>
<tr>
<td>031C</td>
<td>PHY_PRBS_TEST_ERRCNT_HIbits</td>
<td>00</td>
</tr>
<tr>
<td>031D</td>
<td>PHY_PRBS_TEST_STATUS</td>
<td>FF</td>
</tr>
</tbody>
</table>
The Short Transport Layer (STPL) Test can be used to validate that the JTX design in the logic device is packing the frames of samples appropriately.

- Link must be established and running w/out errors prior to running this test.
- Each sample within a frames worth of data must have a unique value as assigned at both the JTX and the JRX.

**Test procedure**

1. Synchronize the JESD204B link.
2. Enable the STPL test at the JESD204B Tx. (in the FPGA)
3. Select Converter 0 Sample 0 for testing.
   - Write SHORT_TPL_DAC_SEL (Register 0x32C[3:2]) = 0 and SHORT_TPL_SP_SEL (Register 0x32C[5:4]) = 0.
4. Set the expected test sample for Converter 0, Sample 0.
   - Program the expected 16-bit test sample into the SHORT_TPL_REF_SP registers (Register 0x32E and Register 0x32D).
5. Enable the STPL test.
   - Write SHORT_TPL_TEST_EN (0x32C[0]) = 1.
6. Toggle the STPL reset.
   - SHORT_TPL_TEST_RESET (Register 0x32C[1]) from 0 to 1 then back to 0.
7. Check for failures.
   - Read SHORT_TPL_FAIL (Register 0x32F[0]): 0 is pass, 1 is fail.
8. Repeat Step 3 to Step 7 for each sample of each converter, Conv0Sample0 through ConvM − 1SampleS − 1.
Error monitoring options after the link is established properly:

- Per Section 7.6 of JESD204B specification: the DAC can detect the following errors after the link has been established and can optionally issue a sync request and reinitialize the link when any of these errors occur:
  - Disparity Errors (DIS): this error counter counts ALL characters with invalid disparity, even if they are NOT in the 8b/10b decoding table
    - Minor deviation from the JESD204B spec, only counts errors when they ARE in the 8b/10b table
  - Not In Table Errors (NIT): code group received is not found in the 8b/10b decoding table
  - Unexpected Control Character Errors (UCC): the control character received is not expected at the given character position

- These errors are counted on a per lane and per error type basis
- Error count threshold can be set (same threshold used for all 3 error types)
- Errors can also be monitored via the \( \text{SYNCOUT}x \pm \) signal
  - If one or more of any of these 3 errors occurs, the \( \text{SYNCOUT}x \pm \) signal is asserted for some pulse period of time (programmable to be \( \frac{1}{2}, 1, \) or \( 2 \) PClock cycles width)

* Details on the registers and how to program these error monitoring options can be found in the datasheet (JESD204B Error Monitoring)
Summary of Common Link Issues

► Link is down
  ▪ CGS errors
    ▪ Symptoms – SYNC~ toggling (wide pulses), CGS error flags/interrupts (of course!)
    ▪ Possible causes (in descending order of likelihood)
      ▪ Input clock issue - check frequency and signal integrity of the ref clock on both sides of the link
      ▪ Check for configuration match and for valid configuration (DS contains list of valid “204B modes”)
      ▪ Check for signal integrity issues on 204B lanes
  ▪ ILAS errors
    ▪ Symptoms - SYNC~ toggling (wide or narrow pulses), ILAS error flags/interrupts
    ▪ Possible causes:
      ▪ Configuration mismatch between JTX and JRX
      ▪ Check for checksum and configuration mismatch flags, verify setting on both sides of the link
      ▪ If custom FPGA/ASIC code is being used, the format of the ILAS could be corrupt (yes, I’ve seen this!)
        ▪ Validate the ILAS pattern is per JESD204B spec (even the ramp data)

► Corrupted/unexpected sample data
  ▪ Symptoms – incorrect data at the JRX output, 8b10b errors
  ▪ Possible causes:
    ▪ Poor signal integrity on 204B lanes
      ▪ Check eye diagram, try “tuning” emphasis and voltage swing settings at JTX and/or EQ settings at JRX
    ▪ Lane swap
      ▪ Verify crossbar mux settings on both ends are appropriate for the pcb routing of the 204b lanes
    ▪ Incorrect DSP settings – decimation, interpolation, etc.
Thanks!