



DEVICES

221 FIFTH STREET CAMBRIDGE, MASS. 02142

AN OPERATIONAL AMPLIFIER APPLICATION MANUAL

OPERATIONAL AMPLIFIERS

PART I—Principles of operation and analysis of errors.

PART II—Inverting, non-inverting and differential configurations.

OPERATIONAL AMPLIFIERS, PART I

Principles of operation and analysis of errors

*Ray Stata, Vice President
Analog Devices, Inc., Cambridge, Mass.*

The term "operational amplifier" was originally coined by those in the analog computer field to denote an amplifier circuit which performed various mathematical operations such as integration, differentiation, summation and subtraction. Although operational amplifiers are still widely used for analog computation, the application of these devices has been so vastly extended that the terminology is now archaic. Today, the widest use of operational amplifiers is in such applications as signal conditioning, servo and process controls, analog instrumentation and system design, impedance transformation, voltage and current regulators and a host of other routine functions.

Non-linear applications of operational amplifiers have also been added to the growing frontier of analog amplifier technology. In this category, operational amplifiers are used for voltage comparators, A to D and D to A converters, logarithmic amplifiers, non-linear function generators and ultra-linear rectifiers, to name only a few applications.

An operational amplifier is generally characterized by the following properties:

- Extremely high dc voltage gain, generally in the range from 10^4 to 10^6 .
- Wide bandwidth starting at dc and rolling off to unity gain at from 1 to 100 Mc/s with a slope of 6 db/octave or at most 12 db/octave.
- Plus and minus output voltage over a large dynamic range, generally from ± 10 to ± 100 v.
- Very low input dc offset and drift with time and temperature.
- High input impedance so that amplifier input current can be largely neglected.

The great versatility and many advantages of operational amplifiers stems from the use of negative feedback. You recall from circuit theory that negative feedback tends to improve gain stability, to reduce output impedance, to improve linearity and in some configurations, to increase input impedance. As shall be pointed out later, the extent to which closed loop performance is improved by negative feedback, depends on the magnitude of loop gain ($A\beta$).

Another useful property of negative feedback, which is the basis for all operational amplifier technology, is that

with enough gain, the closed loop amplifier characteristics become a function of only the feedback components. For example, the gain of the closed loop circuit in Fig 1 is determined almost entirely by the ratio of the two resistors, Z_f/Z_i and is largely independent of the open loop characteristics of the operational amplifier. Since the selection and configuration of the feedback components determine the operation of the circuit, the versatility in applying operational amplifiers is limited primarily by your ingenuity in selecting and configuring the feedback components.

OPERATIONAL AMPLIFIER CHARACTERISTICS

An ideal operational amplifier would have infinite open loop gain and bandwidth and zero input noise, offset and drift. In this case the feedback components determine entirely the closed loop performance and the operational amplifier has absolutely no effect on the circuit performance. Although, of course, no amplifier has these ideal qualities, the performance of modern solid state amplifiers closely approaches these limits. To discuss the limitations of practical amplifiers and how these limitations effect closed loop performance, the errors due to the non-ideal characteristics of operational amplifiers are classified into four basic categories:

- Static errors due to finite amplifier gain.
- Dynamic errors due to bandwidth limitations.
- Errors due to initial voltage and current offsets and drift caused by temperature change, time stability and supply voltage change.
- Errors due to noise.

There are also more refined considerations such as common mode voltage characteristics and finite input and output impedances which effect the performance of operational amplifier circuits.

Static Errors Due to Finite Amplifier Gain

The most distinguishing feature of operational amplifiers is the staggering magnitude of dc voltage gain which they boast. Even the least expensive differential amplifiers have voltage gains of 10^4 while high performance chopper stabilized units have gains as high as 10^6 . Negative feedback around this high voltage gain, accomplishes the virtues of closed loop performance and




Fig 1 (Left) — Operational amplifier circuit. Fig 2 (Right) — Circuit to determine the feedback attenuation β .

makes the circuit dependent only on the feedback components.

Before proceeding to a mathematical analysis of operational circuit performance, it is interesting to intuitively examine the significance of voltage gain. Suppose, as an extreme case, you assume that the amplifier in Fig 1 has a dc voltage gain of 10^8 and a maximum output voltage ± 10 v dc. In all other regards, suppose that the amplifier is ideal which among other things implies that $e_o = 0$ when $e_i = 0$. You can then state that when the output voltage swings through its extremes of $+10$ to -10 v dc, the error voltage, e_e , will not vary by more than ± 0.1 μ v from ground. The currents through Z_i and Z_f are then:

$$i_i = (e_i - e_e) / Z_i \approx e_i / Z_i \quad (1)$$

$$i_f = (e_e - e_o) / Z_f \approx -e_o / Z_f \quad (2)$$

To go further, let us say that in this circuit the ratio of Z_f / Z_i is selected so that the output voltage will be $+10$ v dc when the input is -10 mv which states that the closed loop gain, e_o / e_i , is 1000. Since the error voltage will not exceed 0.1 μ v, e_e is completely negligible compared to e_o and an error of less than 0.001% (0.1 μ v/ 10 mv), is committed by neglecting e_e as compared to e_i . Assuming that $e_e = 0$, implies that $i_e = 0$, which, for any practical value of Z_{IN} , is an excellent assumption. If $i_e = 0$, then,

$$i_i = i_f \quad (3)$$

From Eqs (1) and (2), the closed loop gain, determined entirely by the ratio of Z_f and Z_i , is:

$$e_o / e_i = -Z_f / Z_i \quad (4)$$

This simple example shows the validity of two basic assumptions which underlie the analysis of all operational amplifier circuits, namely:

- Feedback current, i_f , is equal to the input current, i_i , since error current, i_e , is negligible.
- The error voltage, e_e , across the operational amplifier input terminals is assumed to be zero volts.

To repeat, these assumptions follow from the fact that negative feedback, coupled with high open loop gain, constrains the error voltage and consequently the error current to infinitesimal values. The higher the gain, the more valid these assumptions become.

Quantitative Gain Error Analysis: To develop quantitative expressions for the errors caused by finite amplifier gain, assume that the amplifier in Fig 1 is ideal except for finite gain. These assumptions can be stated quantitatively as:

$$Z_{IN} = \infty, e_o = 0 \text{ when } e_i = 0$$

$$Z_{out} = 0, \omega_o = \infty \text{ (infinite bandwidth)}$$

For an amplifier with open loop voltage, A , the exact closed loop gain is,

$$\frac{e_o}{e_i} = - \underbrace{\left[\frac{Z_f}{Z_i} \right]}_{\text{ideal amplifier}} \underbrace{\left[\frac{1}{1 + (1/A)(1 + Z_f/Z_i)} \right]}_{\text{error factor due to finite voltage gain}} \quad (5)$$

As the gain, A , approaches infinity, eq (5) reduces to the form of an ideal operational circuit:

$$e_o / e_i = -Z_f / Z_i \quad (6)$$

Consequently, the error in closed loop gain, e_o / e_i , due to finite open loop gain, A , is:

$$\text{error factor} = \frac{1}{1 + (1/A)(1 + Z_f/Z_i)} \quad (7)$$

If we let $1/\beta = 1 + Z_f/Z_i$ eq (7) can be rewritten

$$\text{error factor} = \frac{1}{1 + 1/A\beta} \approx 1 - 1/A\beta, \text{ for } A\beta \gg 1$$

The error factor is in a form which, when multiplied by the ideal closed gain, gives the actual closed loop gain. The percentage error due to finite gain A is:

$$\epsilon(\%) = 100/A\beta \quad (8)$$

Gain Stability: Closed loop gain error, eq (8), is not in itself tremendously important since the ratio Z_f/Z_i can always be adjusted to compensate for this error. However, closed loop gain stability is an important consideration in most applications. Closed loop gain stability is effected primarily by variations in open loop gain due to changes in temperature and load or due to aging of amplifier components. Redefining closed loop gain by $G_{cl} = e_o / e_i$, then

$$\frac{\Delta G_{cl}}{G_{cl}} \approx \frac{\Delta A}{A} \frac{1}{A\beta} \quad (9)$$

From eq (9) any variation in open loop gain, A , is reduced by the factor $A\beta$ in its effect on closed loop gain, G_{cl} . Improvement in gain stability is one of the important benefits of negative feedback.

Loop Gain

The product $A\beta$ which occurs in eqs (8) and (9), is called loop gain, a well known term in feedback theory. The improvement in closed loop performance due to negative feedback is, in nearly every case, proportional to loop gain.

To a first approximation, closed loop output impedance, linearity and gain stability, are all reduced by $A\beta$ with negative feedback. Term β , generally called feedback attenuation, is defined as the factor by which the output voltage, e_o , is attenuated to produce the error voltage, e_e , with the forward gain open and with the input source replaced by its Thevin equivalent resistance. Assuming zero source resistance, by definition $1/\beta$ from the circuit in Fig 2 is:

$$\frac{\Delta e_o}{\Delta e_e} = \frac{Z_i + Z_f}{Z_i} = 1 + \frac{Z_f}{Z_i} = \frac{1}{\beta} \quad (10)$$

For $Z_f > Z_i$, which is generally the case for closed loop gain greater than one:

$$1/\beta \approx Z_f / Z_i = e_o / e_i = G_{cl} \quad (11)$$

Consequently, loop gain, $A\beta$, is approximately the ratio of open loop gain to closed loop gain,

$$A\beta \approx A / G_{cl}$$

This discussion emphasizes that the loop gain is the significant factor in predicting the performance of closed loop operational amplifier circuits. The open loop gain required to obtain an adequate amount of loop gain will, of course, depend on the desired closed loop gain. For example, an amplifier with an open loop gain of 20,000 will have a loop gain of 2000 for a closed loop gain of 10, but only a loop gain of 20 for a closed loop gain of 1000. **Frequency Dependence of Loop Gain:** Thus far, it was assumed that the open loop gain is independent of fre-

Generalized Operational Circuit With Multiple Inputs

quency. Unfortunately, this is not the case. Leaving the discussion of the effect of open loop response on bandwidth and dynamic errors until later, let us now investigate the effect of frequency response on loop gain and static errors.

The open loop frequency response for a typical operational amplifier with superimposed closed loop amplifier response for a gain of 100 or 40 db, illustrates graphically (Fig 3) these results:

- Loop gain in db is the difference between open loop gain and closed loop gain. Actually loop gain is the ratio between open and closed loop gain, but subtracting on a logarithmic scale is equivalent to normal division.
- Loop gain decreases with increasing frequency due to the attenuation of open loop gain.
- Loop gain decreases for higher values of closed loop gain.
- Closed loop gain depends entirely on the ratio of the feedback components, Z_f and Z_i , and is independent of open loop gain (apart from errors which are inversely proportional to loop gain).
- Where the closed loop and open loop curves intersect, loop gain is zero which implies that beyond this point, there is no negative feedback. Consequently, closed loop gain will be equal to open loop gain.

Fig 3 points out that the high open loop gain quoted for operational amplifiers is somewhat misleading. Beyond a few c/s, open loop gain is attenuated rapidly. Consequently, closed loop gain stability, output impedance, linearity and other parameters which depend on loop gain, are degraded at higher frequencies. One of the reasons for having dc gain as high as 10^5 and bandwidth as wide as several Mc/s, is to obtain adequate loop gain at frequencies even as low as 100 c/s.

One approach to improving loop gain at high frequencies other than by increasing open loop gain is to increase open loop bandwidth. Fig 4 illustrates the improvement in loop gain obtained by increased bandwidth. Another approach to improving loop gain at higher frequencies, is to have faster attenuation of the open loop response. Normally, operational amplifiers have 6 db/octave attenuation to provide stable operation for all values of resistive feedback. While it is true that fast roll-off amplifiers are more difficult to stabilize, once the techniques for applying amplifiers with these characteristics are understood, it is just as easy to use them and the high frequency performance is considerably improved over conventional 6 db/octave amplifiers. Fig 5 illustrates the improvement obtained in loop gain at high frequencies by using a fast roll-off amplifier.




Fig 3 — Open loop frequency response.




Fig 4 — Effect of increased bandwidth on loop gain.




Fig 5 — Comparison of loop gain for 6 db/ and 12 db/ octave amplifiers.

In the foregoing analysis the impedances Z_i and Z_f have been used to denote that the feedback elements may be any linear, passive, bilateral networks. These impedances may be complex. For purposes of amplification or isolation, the feedback elements would be resistors, but in other applications such as servo controls, the feedback elements may be rather complicated networks. The same analyses are applicable to non-linear feedback elements such as diodes or transistors.

In the most general cases, it is possible to sum or otherwise manipulate a number of input voltages as shown in Fig 6. In this configuration, the inputs are almost completely isolated from each other due to the very low error voltage at the summing junction.

The generalized closed loop gain equation for this circuit is:

$$e_o = (\text{ideal amplifier}) (\text{error factor due to finite gain}) \quad (12)$$

where:

$$(\text{ideal amplifier}) = e_1 \frac{Z_f}{Z_i} + e_2 \frac{Z_f}{Z_2} + \dots + e_N \frac{Z_f}{Z_N}$$

and (error factor) =

$$\frac{1}{1 + (1/A) \left(1 + \frac{Z_f}{Z_i} + \frac{Z_f}{Z_2} + \dots + \frac{Z_f}{Z_N} \right)}$$

$$\text{or } e_o = - \left[\sum e_i \frac{Z_f}{Z_i} \right] \left[\frac{1}{1 + (1/A) (1 + Z_f/Z_p)} \right]$$

where Z_p is the parallel sum of $Z_1, Z_2, \dots, Z_N$.

For any one input voltage eq (12) reduces to the form of eq (6),

$$\frac{e_o}{e_i} = - \left[\frac{Z_f}{Z_i} \right] \left[\frac{1}{1 + \frac{1}{A\beta_p}} \right]$$

Except now,

$$1/\beta_p = 1 + \frac{Z_f}{Z_p}$$

All of the preceding discussions and results are equally applicable to the circuit in Fig 6, except that loop gain, $A\beta_p$, for this case may be considerably reduced due to the parallel sum of the input impedances. The errors due to finite loop gain will be increased by the ratio β/β_p . Since the loop gain for all inputs is the same, if any one input impedance is low, the ensuing errors for all other inputs are also increased.




Fig 6 — Multiple input summing amplifier.

Frequency Response and Dynamic Errors

We have already mentioned that nature imposes some restrictions on the maximum achievable bandwidth for operational amplifiers. Typical amplifiers have unity gain bandwidth of 1 Mc/s with some special amplifiers having bandwidths as high as 100 Mc/s. Since operational amplifiers almost invariably employ large amounts of negative feedback, the attenuation of open loop response must satisfy certain requirements to insure stable closed loop operation. H. N. Bode in his "Network Analysis and Feedback Amplifier Design", D. Van Nostrand, Princeton, New Jersey 1951 showed that closed loop operation will be stable if the log plot of open loop gain exhibits a slope of less than -12 db/octave in the region of crossover.

Operational amplifiers are usually designed to have attenuation of 6 db/octave to assure that closed loop operation will be stable for all possible values of resistor feedback with the usual stray capacitance, load capacitance and input capacitance which are present in a circuit. However, there are advantages to be gained from amplifiers designed for 12 db/octave attenuation. The stability problem for these amplifiers can be solved, once a few basic application techniques are understood.

Fig 7 gives a very close approximation to the open loop gain-phase characteristics of a 6 db/octave amplifier. Mathematically, the amplifier behaves like a simple linear first order lag.

$$A(S) = A_o / (1 + T_o S), \text{ where } S = j\omega$$

For frequencies greater than $s = 1/T_o$, gain becomes,

$$A(S) = A_o / T_o S = \omega_o / S \quad (14)$$

Substituting eq (14) for A in eq (5) the dynamic closed loop gain response for the circuit in Fig 1 becomes:

$$\begin{aligned} e_o / e_i &= - \left[\frac{Z_f}{Z_i} \right] \left[\frac{1}{1 + \frac{S}{\omega_o} \left(1 + \frac{Z_f}{Z_i} \right)} \right] \quad (15) \\ &= - \left[\frac{Z_f}{Z_i} \right] \left[\frac{1}{1 + T_c S} \right] \end{aligned}$$

$$\text{where } T_c = [1 + Z_f/Z_i] / \omega_o = 1/\beta\omega_o \quad (16)$$

Fig 8 illustrates the dynamic closed loop gain response given by eq (15). The closed loop bandwidth is directly proportional to open loop bandwidth ω_o and is inversely




Fig 8 — Closed loop frequency response.




Fig 7 — Open loop gain phase response.

proportional to closed loop gain. This is another way of stating that the gain-bandwidth product for a feedback amplifier is constant. As closed loop gain is increased, bandwidth is decreased.

Transient Response: The closed loop step response for eq (15) is a simple exponential with time constant T_c :

$$e_o(t) = (-Z_f/Z_i)(1 - e^{-t/T_c})$$

for $e_i = \mu_{-1}(t)$

The time constant, T_c , eq (16), increases for increasing values of closed loop gain and decreases for increasing values of open loop bandwidth, ω_o . Fig 9 shows the step function response together with the time required to reach various percentages of the final values.

As an example, the time required for a one Mc/s unity gain (ω_o) amplifier connected for a closed loop gain of 100 to reach 0.1% of its final value after a step input,

$$T = 6.9 T_c = 6.9(100/6.28 \times 10^6) = 110 \mu\text{sec}$$

Rate Limiting, Slewing Rate and Full Output Frequency Response: Another limitation to transient response is rate limiting. Apart from bandwidth, operational amplifiers have limitations on the maximum rate of change of output voltage which will not permit the amplifier to respond as fast as the amplifier time constant might indicate. This tends to be a problem for large input voltage steps.

The maximum full output frequency is usually given by the manufacturers to define this limitation. Alternatively, a specification for maximum slewing rate is sometimes given, generally in volts/ μsec . Slewing rate and full output frequency are related as follows: for a sine wave, the maximum output voltage for full output frequency, ω_{fo} , $e_o(t) = A_p \sin \omega_{fo} t$, where A_p is the peak output voltage. The maximum rate of change of this voltage or slewing rate is,

$$(de_o/dt)_{max} = A_p \omega_{fo} / 10^6 \text{ volts}/\mu\text{sec}$$

Fast Roll-Off Amplifier: Not only do fast roll-off amplifiers provide more loop gain at high frequencies as previously discussed, but they also offer wider closed loop bandwidth for a given unity gain crossover frequency. Fig 10 shows a comparison of the closed loop bandwidths obtainable for a 6 db/octave and a 12 db/octave amplifier. Stable closed loop performance can be obtained for a 12 db/octave amplifier by the addition of a lead capacitor in the feedback network as shown in Fig 11. The effect of the lead capacitor on closed loop response is illustrated in Fig 12. So long as the rate of




Fig 9 — Closed loop step response.




Fig 10 — Comparison of bandwidth for 6 and 12 db/octave amplifiers.




Fig 11 — Stabilization with feedback capacitor.




Fig 12 — Frequency response with feedback capacitor.




Fig 13 — Isolation of load capacitance.

closure between the open loop and closed loop response curves is less than 12 db/octave, the closed loop response will be stable. The location of the compensating break frequency, ω_c , establishes the closed loop phase margin.

Fig 13 illustrates a technique for isolating load capacitance which may cause oscillations for a 12 db/octave amplifier. Since the load isolation resistor is inside the feedback loop, low output impedance is maintained. These illustrations are intended to indicate that in most applications, a 12 db/octave amplifier can be stabilized as well as a 6 db/octave amplifier and at the same time, the benefits of increased loop gain at high frequencies and wider closed loop frequency response are obtained.

Overload Recovery: Another source of dynamic error is the overload recovery time after the amplifier has been saturated. Chopper stabilized amplifiers, by their very design, have notoriously long overload recovery times: up to 3 minutes. Differential amplifiers are in general much better in this respect with recovery times in the range from 5 to 50 msecs. Moreover, 12 db/octave amplifiers tend to recover faster than 6 db/octave amplifiers and may have recovery times as short as 200 μ sec.

A remedy for the overload recovery problem is to include a circuit in the feedback loop which prevents the output from reaching the saturation voltage. One such clamping circuit is shown in Fig 14. This circuit has a response of a few μ sec so that recovery time is generally limited only by the closed loop bandwidth of the amplifier. In addition, this configuration limits the leakage current through the feedback network to something less than 10 pa, depending on the quality of the diodes.

Input Offset and Drift Errors

Although an ideal amplifier has exactly zero output voltage for zero input voltage, any practical dc amplifier invariably exhibits an input offset. Offset in itself is generally not a serious problem since you may compensate for it with various techniques by artificially injecting an equal and opposite signal at the summing junction. However, any tendency for the offset to drift either due to temperature change, time or supply voltage variations, presents a basic limitation since this drift would necessitate the compensating signals to be constantly readjusted. One important figure

of merit for an operational amplifier is the magnitude of offset drift.

Offset drift falls into two separate and distinct categories. One cause of drift can be characterized by a voltage source connected in series with the summing junction, Fig 15, while another source of drift can only be characterized by a current source in parallel with the summing junction. To successfully apply operational amplifiers the distinction between these two sources of drift must be understood in order to predict their effect on circuit performance.

Voltage Offset and Drift: The principal causes for voltage drift are changes in ambient temperature and supply voltage or long term stability due to component aging. Less obvious and more uncommon sources of voltage offset are self heating due to load variations and rectification of high frequency overdrive signals. Encapsulated amplifiers offering higher output voltage or current ratings are subject to considerable internal dissipation which may generate enough heat to cause the input to drift as the load is changed. Input signals which contain frequency components that exceed the amplifier bandwidth or rate limiting capabilities may be rectified and cause an offset referred to the input.

Voltage drift due to ambient temperature change is generally specified as the average drift over a given temperature range. This can be somewhat misleading. For example, Fig 16 shows a voltage offset vs temperature for a particular amplifier. Although the curve falls within the specification limits, the slope of the curve at any one temperature may exceed the average drift rate. A more precise way of specifying drift is to give the maximum total voltage change over the temperature range of interest.

Another anomaly in specifying temperature drift is that the ratings given are for steady state temperature conditions. The drift performance, particularly for differential type amplifiers, depends on precisely matching the temperature effects of the input transistors. Successful operation then depends on the components within the circuit being maintained at exactly the same temperature. Encapsulated amplifiers use potting compounds with low thermal resistance which tends to minimize thermal unbalance. However, in applications where thermal gradients are prevalent in the vicinity of the amplifier, it is possible to obtain voltage offset transients which exceed the steady state drift specifications by an order of magnitude. Chopper




Fig 14 — Overload recovery circuit.




Fig 15 — Sources of offset drift.




Fig 16 — Voltage drift vs temperature.

type amplifiers are relatively insensitive to thermal gradients and they should be considered in environments which present this problem.

Voltage source drift referred to the output for the circuit in Fig 15 is given by,

$$\Delta e_o = e_d/\beta = e_d(1 + R_f/R_i) \\ \Delta e_o \approx e_d R_f/R_i, \text{ for } R_f \gg R_i \quad (17)$$

where e_d is the total offset voltage change over the time, temperature and supply voltage range of interest. Eq (17) follows directly from eq (11) where it was indicated that the output is always $1/\beta$ times the error voltage at the summing junction. Since e_d can be considered another form of error voltage the same eq (11) is applicable.

Offset drift is defined in terms of the voltage required at the input to rezero the output. Thus drift referred to the input is obtained by dividing the output drift eq (17) by the closed loop gain, R_f/R_i ,

$$\Delta e_i = (e_d/\beta)(R_i/R_f) = e_d(1 + R_f/R_i)(R_i/R_f) \\ \Delta e_i \approx e_d, \text{ for } R_f \gg R_i \quad (18)$$

It is important to note that the usual approximations for voltage source drift referred to the input and output as given by eq (17) and eq (18) can lead to substantial errors for low values of closed loop gains. To illustrate this point, the table, Fig 17 gives the exact values for input and output drift for various values of closed loop gain, R_f/R_i , for an amplifier with $e_d = 20 \mu\text{V}/^\circ\text{C}$.

Closed Loop Gain R_f/R_i	Input Drift, $\mu\text{V}/^\circ\text{C}$ $e_i = e_d(1 + R_f/R_i)(R_i/R_f)$	Output Drift, $\mu\text{V}/^\circ\text{C}$ $e_o = e_d(1 + R_f/R_i)$
1	40	40
2	30	60
3	26	80
4	25	100
5	24	120
10	22	220
100	20.2	2020

Fig 17 — Voltage drift vs closed loop gain.

Current Offset and Drift: The discussion of voltage offset and drift in the previous section is applicable to current offset and drift as well, except for one important difference. Unlike voltage source drift, the effect of current drift depends on the magnitude of the feedback components since any current which is pumped into the summing junction is inherently balanced out by an equal and opposite current which forced through the feedback impedance, Z_f . Consequently, the uncertainty in output voltage due to a change in offset current i_{in} , is:

$$\Delta e_o = i_d R_f$$

By dividing the output voltage by closed loop gain, the uncertainty referred to the input is:

$$\Delta e_i = e_o/(R_f/R_i) = i_d R_i$$

Thus, to obtain the effect of current drift referred to the input, multiply the current drift by the summing impedance, R_i .

Current Drift Compensation: For differential type amplifiers it is possible in some applications to partially compensate for current drift. This follows as actually, each input of the amplifier has an effective parallel current

drift source as shown in Fig 18. The current drift and offset at each input tend to track with changes in temperature, time and supply voltage. Therefore, if the impedance in each leg is balanced, the effect of current drift and offset tend to be cancelled.

The circuit in Fig 18, illustrates the connections for current drift compensation. For this circuit the current drift at the output is:

$$\Delta e_o = -i_{d2}(R_c)(R_i + R_f)/R_i + i_{d1}(R_f)$$

For the case where $R_c = R_f R_i/(R_i + R_f)$ this becomes:

$$\Delta e_o = R_f(i_{d1} - i_{d2})$$

Dividing the output drift by the closed loop gain $(-R_f/R_i)$, gives the drift referred to the inputs as:

$$\Delta e_i = R_i(i_{d2} - i_{d1})$$

Consequently, if the two current sources are exactly equal in magnitude and R_c is chosen correctly, current drift is entirely cancelled. Although this is never quite the case, at the extreme of operating temperatures where current drift is worst, you can obtain by this technique an improvement in current drift approaching a factor of ten.

Combined Voltage and Current Drift: Total drift, which is obtained by combining voltage and current drift, referred to input and output is:

$$\Delta e_i = e_d + i_d R_i \text{ and}$$

$$\Delta e_o = e_d \frac{R_f}{R_i} + i_d R_f, \text{ for } R_f \gg R_i$$

It is informative to illustrate by an example, the relative importance of voltage and current drift. The chart, Fig 19 gives the total drift referred to the input of a typical differential amplifier with average voltage and current drift of $25 \mu\text{V}/^\circ\text{C}$ and $0.5 \text{ nA}/^\circ\text{C}$ respectively. Total drift is given for various values of summing resistor R_i .

Input drift for low impedance circuits is thus primarily due to voltage source drift, while for high impedance circuits, input drift is primarily due to current source drift. In conclusion, you must consider both the voltage and current source drift, together with impedance levels, in predicting the offset and drift performance of an operational amplifier.

Errors Due to Finite Input Impedance

The prior discussions have presumed that open loop input impedance is infinite. Actually, solid state operational amplifiers have input impedances which range from $100 \text{ K}\Omega$ to several $\text{M}\Omega$. In most applications it is reasonable to neglect the effects of finite input impedance; however, in instances where the summing impedance, R_i , is comparable to or larger in value than the amplifier input impedance, the closed loop performance of the circuit is somewhat degraded. The primary effect of finite input impedance is to reduce loop gain.

The degradation in close loop performance due to finite input impedance is best explained in terms of feed-




Fig 18 — Current drift compensation.

R_i K Ω	Δe_i due to e_d $\mu V/^{\circ}C$	Δe_i due to i_d $\mu V/^{\circ}C$	Total Δe_i $\mu V/^{\circ}C$
1	25	0.5	25.5
10	25	5	30
100	25	50	75
1000	25	500	525

Fig 19 — Comparison of voltage and current source drift.

back attenuation (β): The circuit Fig 20 shows an amplifier with finite input impedance.

The calculation for β from eq (11) must be modified to account for the fact that Z_{IN} appears in parallel with Z_i in the feedback voltage divider.

If we let,

$$Z_x = Z_i Z_{IN} / (Z_i + Z_{IN}) \quad (19)$$

then from eq (11),

$$(\Delta e_o / \Delta e_i) (Z_x + Z_f) / Z_x = 1 + Z_f / Z_x = 1 / \beta'$$

or

$$\beta' = \frac{1}{1 + (Z_f / Z_x)} \quad (20)$$

When Z_i becomes comparable to or higher in value than Z_{IN} , the value for feedback attenuation and consequently loop gain, $A\beta'$, is substantially reduced. For example, if a one megohm summing resistor were used with an amplifier with 100 K Ω input impedance, loop gain would be attenuated by approximately a factor of ten.

Fig 21 shows the effect of Z_{IN} on loop gain. A less obvious effect of finite input impedance is that the attenuation in loop gain also reduces closed loop bandwidth.

Finite Z_{IN} , does not affect closed loop gain, except by the increased errors due to reduced loop gain.




Fig 20 — Amplifier with finite input impedance.

Closed Loop Input Impedance

For the inverting connection, Fig 20, the closed loop input impedance is almost exactly equal to the summing impedance, Z_i , since the summing voltage is at virtually zero voltage. To be exact, the input impedance for this connection is,

$$Z_{icl} = Z_i + \frac{(Z_{IN} Z_f) / (Z_{IN} + Z_f)}{1 + A Z_{IN} / (Z_{IN} + Z_f)}$$

In the non-inverting connection, Fig 22, negative feedback is used to produce extremely high input impedance.

Closed loop input impedance for this configuration is:

$$Z_{icl} = Z_{IN} (1 + A\beta)$$

Theoretically, it is possible to obtain fantastically high input impedance in this way. However, common mode impedance and leakage resistance associated with the wiring and connectors tends to limit the attainable input impedance to generally 100 M Ω except for special very high input impedance amplifiers.

Errors Due to Non-zero Output Impedance

Open loop output impedance, Z_o , varies from as little as a few ohms to as much as several thousand ohms, with the majority of solid state amplifiers having 100 to 500 Ω output impedance. Output impedance forms a voltage divider with the load and feedback impedance which effectively attenuates open loop gain, A , which in turn reduces loop gain. The exact expressions for open loop gain taking output impedance into account is:

$$A' = \frac{A + (Z_o / Z_f)}{1 + \left[\frac{Z_f + Z_L}{Z_f Z_L} \right] Z_o} \approx \frac{A}{1 + \left[\frac{Z_f + Z_L}{Z_f Z_L} \right] Z_o} \quad (22)$$

Normally, manufacturers specify open loop gain at rated load with the assumption that $Z_L > Z_L$ so that in effect, a value for A' is given. Open loop gain will vary slightly as the load impedance is changed. However, from eq (9) this variation is reduced by the loop gain in closed loop operation.

Output impedance will also cause additional phase shift with a capacitance load which tends to introduce stability problems. The circuit in Fig 13 shows a technique for correcting this difficulty.

Negative feedback reduces open loop output impedance by a factor approximately equal to the loop gain. Quantitatively, closed loop output impedance is:

$$Z_{ocl} = \frac{Z_o}{1 + A'\beta'}$$

Errors Due to Noise

Noise can be considered as any spurious output which is not contained in the input signal. Drift is merely a special case for noise which occurs at very low frequencies. The analysis of drift and the equations given to predict drift referred to the input and output are equally applicable to high frequency noise signals. In the general case, noise, like drift, can be characterized by a voltage source in series with the summing junction and a current source in parallel with the summing junction as depicted in Fig 15. Like drift, the effect of current

noise is directly proportional to the summing impedance.

Since noise is related to the bandwidth over which the measurement is made, no noise specification is meaningful unless the frequency band for the specification is given.

Sources of Noise: Noise may appear at a discrete frequency, such as 60 c/s. It is usually picked up by electrostatic or electromagnetic coupling to the power lines or ac power transformers. In a chopper stabilized amplifier, there is usually noise generated at the chopping frequency. This noise may be produced by insufficiently shielded chopper drive leads or through electrostatic coupling within the chopper itself.

Noise can also arise from man-made RF interference. For example, the opening of a relay contact handling an inductive load may radiate sufficient energy to cause pulses of more than one volt peak to be generated across a three foot length of wire several feet away from the noise-generating circuit. The induced noise generally appears in the form of ringing at a frequency determined by the inductance and capacitance of the conductor that acts as a receiving antenna. While this ringing may appear in the region of 10 to 100 Mc/s, it may result in a low-frequency pulse output from a dc amplifier.

Because the base to emitter diode of a transistor amplifier stage is a rectifying junction, an RF noise input can be converted to a dc output. Thus transistor amplifiers are occasionally found to produce an audio output when in the vicinity of a strong broadcast station or may produce an audio pulse output due to an arcing relay.

RF noise may be fed into an amplifier through any connecting wire, including power supply and output leads. You can prevent noise pick-up by adequate shielding and the use of low-pass filters on all incoming leads connected with very short wires. Such filters generally have to be isolated from the feedback loop by adequate resistance in series with the input or output lead.

Random or statistical noise is generated in semiconductors and other components within an amplifier. "White" noise is a particular distribution of random noise which contains equal amounts of energy in each cycle of bandwidth. Such noise when generated by a resistor is termed "thermal" noise. The noise voltage generated by a transistor is generally white in the medium-high frequency region and increases in its energy per cycle at extreme high and low frequencies. Restricting the bandwidth of a system to the minimum usable and using the lowest impedances possible are ways to minimize random noise.

Thermal Noise: Thermal noise is generated in any conductor or resistor as a result of thermal agitation of the electrons, which generates minute voltages in a random




Fig 21 — Effect of Z_{IN} on loop gain and bandwidth.




Fig 22 — Non-inverting connection for high input impedance.

manner across the terminals of the conductor or resistor. This noise voltage, sometimes referred to as "Johnson noise", is generated in the resistive component of any impedance and has a value:

$$E_n = \sqrt{4KT \Delta f R}$$

where E_n = the rms value of the noise voltage,

K = Boltzmann's Constant $\equiv 1.38 \times 10^{-23}$ joules/ $^{\circ}K$,

T = absolute temperature of the resistance, $^{\circ}K$,

Δf = the frequency band in which the noise is measured.

As a thumb rule, remember that a 1 k Ω resistor generates 1 μV rms in a 60 kc/s bandwidth. A 100 k Ω resistor generates 10 μV rms in the same bandwidth. The noise voltages generated by other values of resistance in other bandwidths can be calculated from these numbers by remembering that the noise is proportional to the square root of the resistance and the bandwidth.

Noise Specification: Although equivalent input noise voltage and noise current are most commonly used to characterize operational amplifier noise, there are several methods for specifying amplifier noise.

Equivalent Input Noise Voltage: It is convenient to separate the effects of equivalent input noise voltage and current. The equivalent input noise voltage of a dc amplifier is that equivalent input noise voltage generated in series with a short circuit at the input terminals.

Equivalent Input Noise Current: When an amplifier is connected to a high impedance source, its noise output increases beyond that due to amplified noise voltage in the source resistance. When the source resistance becomes very large, the noise in a given bandwidth referred to the input becomes proportional to the source resistance. The increase in noise may be expressed in terms of an equivalent input noise current which causes a noise voltage drop across any large source resistance. Measurement of this noise current is generally made at such a high value of source resistance that the equivalent input noise voltage is much greater than that obtained with a shorted source.

Noise Figure: Noise figure is the ratio in db of the equivalent input noise power of the amplifier with a given source resistance over that noise power generated in the source resistance alone. For example, an amplifier having an equivalent input noise of 2 μV rms over a 60 kc/s bandwidth when connected to a 1 k Ω source resistor has a noise figure of 6 db because the equivalent input noise power is four times that of the source resistor alone.

Equivalent Input Noise Resistance: The equivalent input noise of an amplifier may be expressed in terms of the noise that would have been generated by a resistor connected in series with the input terminals of a noiseless amplifier. In the example above, the amplifier had an equivalent noise resistance of 3 k Ω which, when added to the source resistance of 1 k Ω , generated an equivalent input noise voltage of 2 μV rms.

OPERATIONAL AMPLIFIERS, PART II

Inverting, non-inverting and differential configurations

Ray Stata, Vice President
Analog Devices, Inc., Cambridge, Mass.

Part I. Principles of Operation and Analysis of Errors appeared in the September issue of EMD.

Most operational amplifier circuits are constructed in one of three basic amplifier configurations—inverting, non-inverting or differential. The useful properties of all three configurations depend on the virtues of negative feedback coupled with extremely high open loop voltage gain. The configurations differ only in the manner in which the input signal is applied and the feedback components are arranged. The relative merits and limitations of these three basic configurations are discussed in this article.

INVERTING CONFIGURATION

The characteristics of the inverting configuration (Fig 23) were analyzed in Part I and will not be repeated here but a summary of the essential advantages and disadvantages is presented.

Highest accuracy can generally be obtained with the inverting amplifier, since, unlike the non-inverting amplifier, one input is normally grounded and there are no common mode voltage errors. Single ended amplifiers, which require that one input be grounded, can be used only in the inverting connection. This includes most chopper stabilized type operational amplifiers. For ac amplifiers you can obtain the lowest distortion in the inverting mode since common mode voltage errors also introduce distortion. The inverting configuration is excellent for summing two or more input signals. This follows as the summing junction is virtually at ground potential so that the input signals are almost completely isolated from each other.

Another versatile feature of the inverting amplifier is that it is possible to obtain closed loop gains less than one; which is not possible with the non-inverting amplifier.




Fig 23 — Inverting configuration.

In many applications such as active filters, servo amplifiers and integrators you must attenuate a portion of the frequency response below unity gain.

Closed loop input impedance, for the inverting amplifier, which is essentially equal to the summing impedance, Z_i , is limited to a few megohms for all practical purposes. This follows, because as a rule of thumb, the summing impedance should not be much greater than the amplifier's open loop input impedance, Z_{IN} , which for most solid state operational amplifiers is in the range from 0.1 to 1 megohm. Another limitation is that the inverting configuration for very low closed loop gains degrades voltage source drift and noise by as much as a factor of two for unity gain. This degradation in drift and noise does not occur for the non-inverting configuration. The inverting configuration is a poor choice if you require both high input impedance and wide bandwidth. When using large summing and feedback resistors, stray capacitance has a greater effect in limiting closed loop bandwidth.

Low Input Impedance

Negative feedback reduces the input impedance at the summing junction of the inverting amplifier to negligible proportions. You can use this characteristic to advantage in some applications such as amplifying the output from photocells and other current generator type transducers. In analyzing circuits of this type it is convenient to treat the input signal as a current source as shown in Fig 24. Closed loop gain from a current source with infinite source impedance, is:

$$e_o/i_s = -(Z_f) \frac{1}{1 + 1/A\beta} \approx -Z_f \text{ for } A\beta \gg 1$$

where $1/\beta = 1 + \frac{Z_f}{Z_{IN}}$ and A is the open loop gain. (23)




Fig 24 — Current source amplifier.

We see that if loop gain, $A\beta$, is sufficiently large, the value of the feedback resistor, Z_f entirely determines the gain. Closed loop input impedance is:

$$Z_i = \frac{e_i}{i_i} = \frac{\left(\frac{Z_f \cdot Z_{IN}}{Z_f + Z_{IN}} \right)}{(1 + A\beta)} \quad (24)$$

When the source impedance, Z_s , becomes equal to or less in value than the open loop input impedance Z_{IN} , in parallel with the feedback impedance Z_f , you attenuate loop gain. For finite, Z_s , modify eqs (23) and (24) by substituting $1/\beta'$ for $1/\beta$ where:

$$1/\beta' = 1 + \frac{Z_f(Z_s + Z_{IN})}{Z_s Z_{IN}} \quad (25)$$

The effect of voltage and current drift for the circuit in Fig 24 is more revealing when referred to the output. Drift at the output is:

$$\Delta e_o = e_d \left(\frac{Z_s + Z_f}{Z_s} \right) + i_d Z_f \quad (27)$$

where e_d is the voltage source drift, i_d is the current source drift.

NON-INVERTING CONFIGURATION

The most useful property of the non-inverting amplifier is the extremely large input impedance developed by negative feedback. Consequently, this configuration is most useful as a buffer or impedance transformation amplifier and for amplifying signals from very large source impedances.




Fig 25 — Non-inverting configuration.

In this configuration, the input signal feeds to the non-inverting input and feedback returns to the inverting input as shown in Fig 25. Since negative feedback maintains the error voltage between the amplifier inputs to an infinitesimal value, you see that the negative input must follow any changes applied to the positive input. Therefore, the successful performance of this circuit requires a differential input amplifier where both inputs can operate above ground potential and where the rejection of common mode voltage is very good. Since most chopper stabilized operational amplifiers are single ended, you can not use them in this circuit.

Closed Loop Input Impedance

The high input impedance of the non-inverting connection is due to what is basically potentiometric feedback where the output signal or some fraction thereof is summed in series with the input. Consequently, the only input current which flows is due to the error voltage




Fig 26 — Non-inverting amplifier with common mode input impedance.

across the amplifier's open loop input impedance Z_{IN} . Quantitatively, eq (28) gives the closed loop impedance if you assume that Z_{IN} is greater than the parallel impedance of Z_1 and Z_2 .

Then,

$$Z_i = Z_{IN} \left[1 + A\beta \right] = Z_{IN} \left[1 + A \left(\frac{Z_1}{Z_1 + Z_2} \right) \right] \quad (28)$$

Notice from eq (28) that Z_i depends only on the ratio of $Z_1/(Z_1 + Z_2)$. Therefore, the magnitudes of Z_2 and Z_1 can be quite low without affecting input impedance, their magnitude being limited only by the output current rating of the amplifier. This situation offers two distinct advantages as compared to the inverting amplifier. First, for circuits requiring high gain and high input impedance, you can select resistors in a range of values where high quality, stable components are readily available. Secondly, you can design high input impedance, wideband amplifiers since stray capacitance has a smaller effect with the relatively low impedances which can be used for the feedback components.

From eq (28) you would expect input impedance to approach infinity as open loop gain, A , becomes very large. This would be true if it were not for common mode input impedance. In addition, to the impedance between amplifier inputs, Z_{IN} , there is also an effective impedance from each input to ground as shown in Fig 26. The parallel sum of the impedances from each input to ground, generally specified as the common mode input impedance, is Z_{cm} where:

$$Z_{cm} = \frac{Z_{cm1} \cdot Z_{cm2}}{Z_{cm1} + Z_{cm2}}$$

For transistor type differential amplifiers, common mode impedance generally ranges from 10 to 500 megohms and it is this value which sets the upper limit on the closed loop input impedance, Z_i , which can be achieved in the non-inverting configuration. Note that the output supplies the current for Z_{cm2} so that only Z_{cm1} draws input current. Therefore, the expected limit on closed loop impedance would be twice the specified common mode impedance, Z_{cm} .

At high frequencies three factors pose additional limits on the achievable input impedance.

- Lower open loop gain at higher frequencies reduces the negative feedback which causes the high input impedance.
- Shunt capacitance across the inputs reduces open loop input impedance at high frequencies.
- Shunt capacitance to ground reduces common mode impedance at high frequencies.

Closed Loop Gain

Assuming infinite input impedance, closed loop gain is:

$$\frac{e_o}{e_s} = \underbrace{\left[\frac{Z_1 + Z_s}{Z_1} \right]}_{\text{ideal amplifier}} \underbrace{\left[\frac{1}{1 + 1/A\beta} \right]}_{\text{error due to finite gain}} \approx \left(\frac{Z_1 + Z_s}{Z_1} \right) \left(1 - 1/A\beta \right) \quad (29)$$

where $1/\beta = (Z_1 + Z_2)/Z_1$ is the ideal closed loop gain, A is the open loop gain and the factor $A\beta$ is the loop gain. As for the inverting configuration, gain error is inversely proportional to loop gain. Eq (29) shows that with infinite $A\beta$, you cannot attenuate the closed loop gain below unity for any frequency. Unity gain occurs when $Z_1 = \infty$ and $Z_2 = 0$.

Gain for finite open loop input impedance, Z_{IN} , is,

$$\frac{e_o}{e_s} = \left[\frac{Z_1 + Z_s}{Z_1} \right] \left[\frac{1}{1 + 1/A\beta'} \right] \quad \text{where } 1/\beta' = \left(\frac{Z_1 + Z_s}{Z_1} \right) \left(\frac{Z_{IN} + Z_s}{Z_{IN}} \right) \quad (30)$$

Consideration of common mode input introduces a further error in the closed loop equation. To a first approximation you should look at the effect of common mode impedance as forming a voltage divider to ground with source impedance, Z_s . This case modifies the gain equation to:

$$\frac{e_o}{e_s} = \left(\frac{Z_1 + Z_s}{Z_1} \right) \left(\frac{2Z_{cm}}{2Z_{cm} + Z_s} \right) \left(\frac{1}{1 + 1/A\beta'} \right) \quad (31)$$

Common Mode Voltage Errors

Common mode voltage rejection is a source of error for the non-inverting configuration which is not a problem for the inverting connection. Ideally, for a differential input amplifier, the gain from each input to the output is exactly equal and opposite so that no output is produced when the same voltage is applied to both inputs. When the gains of each input are not exactly balanced, an output will be produced for a common mode input voltage. This output error, generally referred to the input as a ratio of the applied common mode voltage, is the common mode rejection ratio (CMR).

Since both inputs of a non-inverting amplifier assume approximately the same voltage, you would expect an input error equal to the CMR times the input voltage. The limit of the maximum input voltage is generally specified as the maximum common mode voltage.

Voltage Drift and Offset

Unlike the inverting amplifier, input voltage source drift (and noise) referred to the source voltage is independent of closed loop gain for the non-inverting amplifier. Thus for unity gain, voltage drift is improved by a factor of two as compared to the inverting amplifier.

Current Drift and Offset

The effect of current source offset and drift depends primarily on the magnitude of the source impedance. As shown in Fig. 27 offset current required by the plus input must be drawn through the source resistance. This produces an input offset voltage proportional to the product of offset current, i_d , and the source resistance, Z_s .

$$\Delta e_s = i_d Z_s$$

For very large source impedance, the magnitude of initial offset current and current drift is a very important consideration in selecting an amplifier. For example, an amplifier with any initial offset current of 10 na and current drift of 1 na/°C when used with a source impedance of




Fig 27 — Balance circuit for offset current ($Z_3 \gg Z_1$).

10 megohms will produce an input offset voltage of 100 mv and drift of 10 mv/°C.

To bias out the initial offset current, sum an equal and opposite current to the non-inverting input as shown in Fig 28. However, the biasing network used in this scheme tends to lower the input impedance. Fig 27 shows a preferred circuit for zeroing large voltage offset due to input current which does not affect input impedance.

It is important to realize that the external zero voltage adjustment provided with many amplifiers is intended for balancing the amplifier's initial offset voltage and it should not be used to compensate for large voltage offsets due to offset current. The reason is that you may increase drift by intentionally generating a large voltage offset within the amplifier to compensate for current offset.

To reduce the effect of initial current offset and drift in some cases, add a resistance equal to the source impedance in series with the inverting input. Since offset current at each input is generally about equal and tends to track with temperature change, equalizing the impedance in both input leads cancels the effects of current drift to the extent that the input currents track. The limitation here is that as Z_s becomes greater than the open loop input impedance Z_{IN} , loop gain is lost. Moreover, large impedance in the inverting input tends to restrict the bandwidth due to stray capacitance and to generate excessive noise.

For the inverting amplifier, drift errors due to current offset, i , increase proportional to closed loop input impedance, since the summing impedance, Z , determines both the input impedance and the drift errors ($i Z$). However, for the non-inverting amplifier drift errors due to current offset is only a function of the source impedance ($i Z$) and is independent of closed loop input impedance. Usually the non-inverting amplifier is considered as a means of obtaining higher input impedance, but from this analysis we can see that another and equally important consideration by selecting the non-inverting configuration is to obtain lower overall drift errors for a given source impedance.

- Input voltage drift is produced which is proportional to the product of source impedance and current source drift.

- When the source impedance, Z_s , becomes comparable to or greater than the common mode impedance, Z_{cm} , an additional error is introduced into the closed loop gain; the error factor being:

$$\frac{2 Z_{cm}}{2 Z_{cm} + Z_s}$$

In conclusion, open loop input impedance, both common mode and differential, current source drift, noise and offset and open loop gain are the principle amplifier specifications which limit the maximum source impedance which can be used with the non-inverting configuration.

Non-Inverting ac Amplifier

When a blocking capacitor is used to ac couple the input to the non-inverting amplifier, a dc path must be provided for the input current as shown in Fig 28. Returning the leakage resistor to ground or preferably to a bias voltage, generates an equal and opposite current to null the initial offset current. The closed loop gain amplifies any offset voltage developed by input current to produce an output offset which tends to limit the output dynamic range. The maximum value for use for leakage resistance, R_L , is limited by the magnitude of current drift, the closed loop gain and the required output dynamic range.

Limitations on Maximum Source Impedance

Several factors have been mentioned which limit the maximum source impedance which can be used with a given set of amplifier specifications. The major considerations are:

- Loop gain is attenuated when the source impedance exceeds the amplifier's open loop input impedance, Z_{IN} . The magnitude of this attenuation is $Z_{IN}(Z_{IN} + Z_s)$. Gain accuracy, gain stability and closed loop input impedance are all degraded by loss of loop gain.
- The effect of input current noise is proportional to the magnitude of source impedance and excessive input noise can be generated for very large Z_s .




Fig 28 — AC non-inverting, with current offset adjust.




Fig 29 — Differential configuration.

DIFFERENTIAL CONFIGURATION

Ideally, the differential configuration shown in Fig 29 amplifies only the potential difference between e_1 and e_2 . Voltages of the same potential, so-called common mode voltage, are not amplified. This configuration is useful in such applications as amplifying signals which are floated above ground potential, subtracting voltages and measuring resistance bridge signals. The circuit can also amplify small signals in the presence of common mode noise voltage. Closed loop gain, for an infinite gain amplifier is:

$$e_o = e_s \left(\frac{R_1}{R_3 + R_1} \right) \left(\frac{R_1 + R_2}{R_1} \right) - e_1 \left(\frac{R_2}{R_1} \right) \quad (33)$$

Except in applications, such as subtracting, which require a scale factor difference, adjust the ratios R_2/R_1 and R_4/R_3 to be equal. In this case eq (33) becomes:

$$e_o = \left(\frac{R_2}{R_1} \right) (e_2 - e_1) \text{ for } \frac{R_1}{R_2} = \frac{R_3}{R_4} \quad (34)$$

Closed loop input impedance for e_1 is just the summing resistor, R_1 , while for e_2 it is $(R_3 + R_4)$. Like the inverting amplifier, the differential amplifier sometimes suffers from the relatively low input impedances which can be achieved. Fig 30 shows one arrangement of amplifiers which combines the high input impedance of the non-inverting amplifier with the common mode rejection capabilities of the differential amplifier. Gain for this circuit is:

$$e_o = \left(1 + x + y \right) \frac{R_2}{R_1} (e_2 - e_1) \quad (35)$$




Fig 30 — Circuit for differential, high input impedance.

Common Mode Voltage and Rejection Ratio

The circuit of Fig 29 requires a differential input type amplifier where both inputs are operable above ground potential and where the rejection of common mode voltage at the two inputs is very good. Both inputs are constrained by negative feedback to be at essentially the same potential which is (e_2) ($R_4/R_3 + R_4$). If we call E_{cm} the maximum common mode voltage which the amplifier input terminals can withstand, then the maximum common mode voltage which can be applied to e_1 end e_2 is,

$$e_{1,2} \text{ max.} = E_{cm} \frac{R_3 + R_4}{R_4} \quad (36)$$

Common mode rejection ratio (CMR) is defined as the applied common mode voltage divided by the resulting error referred to the input. CMR for the circuit in Fig 29 depends on several factors which are discussed separately below. We shall assume here that $R_1 = R_3$ and $R_2 = R_4$.

Source Impedance Unbalance: An unbalance in source impedance will cause a common mode voltage error. The CMR, due to a small unbalance in source impedance is:

$$CMR = \frac{R_{s1} + R_s + R_s}{(R_{s1} + R_1) - (R_{s2} + R_s)} \quad (37)$$

$$\text{For } R_1 = R_3, R_2 = R_4, R_{s1} = R_s, R_{s2} = R_s - \Delta R_s, \text{ and } R_s \gg \Delta R_s$$

$$CMR \approx \frac{R_s}{\Delta R_s} \left(1 + \frac{R_1 + R_s}{R_s} \right)$$

Hence a given percentage unbalance in R_s will have a smaller effect on CMR when $(R_1 + R_2) \gg R_s$.

Summing Impedance Mismatch: A common mode error is also introduced by a mismatch in the summing impedances, R_1 and R_3 . Use eq (37) to predict the CMR due to this mismatch. Assuming $R_{s1} = R_{s2} = R_s$, $R_3 = R_1 - \Delta R_1$, and $R_1 \gg \Delta R_1$, then eq (37) becomes:

$$CMR \approx \frac{R_1}{\Delta R_1} \left(1 + \frac{R_s + R_s}{R_1} \right)$$

Feedback Impedance Mismatch: A mismatch in R_2 and R_4 will cause a common mode voltage error for which CMR is given by eq (38).

$$CMR = \left(\frac{R_1 + R_4 + R_{s1}}{R_4 - R_s} \right) \left(\frac{R_s}{R_1 + R_{s1}} \right) \quad (38)$$

Assuming

$$R_{s1} = R_{s2} = R_s, R_4 = R_2 + \Delta R_s, \text{ and } R_s \gg \Delta R_s$$

then eq (38) becomes,

$$CMR = \frac{R_s}{\Delta R_s} \left(1 + \frac{R_1 + R_s}{R_s} \right) \left(\frac{R_s}{R_1 + R_s} \right) \quad (39)$$

From eq (39) we see that a circuit with higher gain, R_2/R_1 , will have a higher CMR for a given percentage unbalance, $R_2/\Delta R_2$.

Amplifier Common Mode Rejection: The inherent common mode rejection of the amplifier itself will limit the common mode rejection of the circuit to that of the amplifier. Note that unbalancing the resistors R_1 and R_3 , or R_2 and R_4 , cancels the common mode error and effectively increases the CMR to infinity. The residual signal due to a common mode voltage will then consist of only distortion components arising in the input stage of the amplifier as it swings over the common mode voltage range.

AC Common Mode Rejection: When used to reject ac common mode voltages, unbalance of stray capacitance between each input and ground can cause a common mode voltage error. CMR due to stray capacitance is given by:

$$CMR = \frac{(R_p + jX_1)(R_p + jX_2)}{R_p(jX_1 - jX_2)} \quad (40)$$

where $R_p = R_1 R_2 / (R_1 + R_2)$, jX_1 is the reactance to ground from input e_1 due to stray capacitance and jX_2 is the reactance to ground from input e_2 .

Voltage and Current Drift

Offset and drift for the differential configuration are very much the same as for the inverting configuration which was discussed in Part I Sept EMD. In most differential amplifiers, the parallel sum of the impedances from each input to ground is balanced. Since the current at each input tends to track the other with changes in temperature, voltage offset due to current drift is cancelled to the extent that the currents do track.

OPEN LOOP OPERATION AND VOLTAGE COMPARATORS

In some applications you use the extremely high sensitivity of operational amplifiers, due to high open loop gain, with little or no feedback. In this case, the operational amplifier operates basically as a switch, since output is saturated at either the maximum positive or negative output voltage and a very small input voltage will cause the output to change polarity. Voltage comparators, used in digital voltmeters, analog-to-digital converters and precise timing circuits, are the most common application of operational amplifiers in the open loop mode. Fig 31 shows a simplified circuit for a voltage comparator.

The input signal, e_1 , and the reference signal, e_{ref} , must be of opposite polarities. As the input voltage exceeds the reference voltage, a very small difference will cause the output to rapidly switch polarity. The threshold, or volt-




Fig 31 — Voltage comparator circuit.

age difference required to switch the output, depends on the maximum swing of the output voltage and the open loop gain of the amplifier. For example, if the maximum output swing were ± 10 v and the open loop gain were 100,000, a $100 \mu\text{v}$ difference between the input and reference voltage would switch the output polarity. For a 100 v reference signal, this gives the circuit the ability to compare voltages to within one part in 10^6 .

If you slowly vary the input voltage, any noise appearing on the input signal, the reference voltage or any noise picked up by the summing junction or generated within the amplifier itself will cause the output to chatter at the time of coincidence. Fig 32 shows how to eliminate this chattering by the use of positive feedback, which provides a hysteresis exceeding the noise level.




Fig 32 — Voltage comparator with hysteresis ($R_7 \gg R_4$).

The zener diode feedback limits the amplifier output swing to -0.5 to 5 v. As the input voltage approaches the trigger level, the regenerative feedback due to switching the output causes a step in the net voltage of the positive input equal to one-thousandth of the output voltage change, or 5.5 mv. If the input noise level is less than 5.5 mv peak-to-peak, there will be no chattering of the output as a result of noise for a monotonic change of e_i due to the bias generated at the positive input. Adjust the amount of hysteresis by changing the zener diode voltage or the ratio of R_3 and R_4 . Add the resistor, R_5 , in the positive input to balance the impedances of both amplifier inputs to ground, thereby reducing input offset due to current drift. Use the bias circuit formed by R_7 and P_1 to zero initial input offset.

Diodes D_1 and D_2 reduce leakage current to the summing junction which is generated by the zener diode, D_3 . To some extent, depending on the values of R_2 , R_4 and e_{ref} , these diodes also protect the summing junction from overloads. However, for very large reference voltage and small R_2 it may be desirable to add a pair of low leakage silicon diodes from the summing junction to ground to prevent damage or saturation of the amplifier input for large unbalance between the input signal and the reference voltage. With protecting diodes to ground and stable summing resistors, excellent performance is possible with hundreds of volts unbalance. The clamping feedback circuit also prevents the amplifier from saturating which guarantees rapid recovery in switching the output. The capacitor, C_1 , speeds the switch action of the regenerative feedback and improves closed loop stability for some amplifier types.

Errors In Comparator Circuits

We have already mentioned that one error in the comparator's operation is the amount of error voltage required at the summing junction to switch the output. Most

operational amplifiers have sufficient open loop gain so that this error is small compared to that due to noise and drift. Noise for obvious reasons limits the threshold of comparison and hysteresis should be used which is greater than the peak-to-peak noise at the summing junction from all sources including the signal and reference voltages.

Input offset drift, of course, shifts the level of coincidence between the input signal and the reference signal and thereby introduces an error in the absolute voltage as well as the repeatability of comparison. The factors contributing to input offset drift are the same as though the amplifier were used as a linear inverting amplifier and can be predicted from the amplifier's specifications and other considerations previously discussed. The same techniques that minimize drift in linear dc amplifier circuits should be used in comparator circuits. Namely, the summing impedance should be as low as possible, the impedances of each input of a differential amplifier should be balanced and summing impedances greater than the open loop input impedance of the amplifier should be avoided. With differential type amplifiers, noise and drift errors below 1 mv can be readily obtained and with chopper stabilized amplifiers, errors less than $50 \mu\text{v}$ are possible. Frequently these low errors are exceeded by noise and drift in the input and reference signals.

Response Time

When the input signal is changing rapidly through the trigger point, there may be a delay in the output switching due to the frequency response characteristics of the amplifier. While you can sometimes compensate the delay by a change in the reference voltage, this delay is frequently a function of temperature. For this reason, you obtain best high speed operation with amplifiers having wide gain bandwidth. Actually slewing rate or, alternatively, full output voltage response is the most significant specification, since rate limiting generally restricts the response time.

Overload recovery time can also introduce a delay in response. Therefore, the amplifier used must either have very fast recovery time or a circuit like that in Fig 32 must be used which prevents output overload and therefore any delay due to overload recovery. ■