

**SUBJECT INDEX**

**ANALOG DEVICES PARTS INDEX**

## ▣ BASIC LINEAR DESIGN

# SUBJECT INDEX

## A

- Aasnaes, Hans Bent, 6.84
- AAVID Thermal Technologies, Inc. General Catalog, 12.96
- Absolute accuracy, definition, 6.122-123
- Absolute maximum ratings:
  - data sheet, example, 6.189
  - op amp, 1.76-78
  - typical, table, 1.90
- Absorption, shielding loss, 11.43-44
- AC coupling, 1.23
- AC current path, ground plane resistance, 12.72
- ACCEL Technologies, Inc., 13.91, 13.92
- Accelerometer, 3.15-18
  - basic unit cell sensor building block, 3.15
  - Coriolis, 3.20-21
  - internal signal conditioning, diagram, 3.16
  - low-g, tilt measurement, 3.16-17
- Accuracy:
  - absolute, definition, 6.122-123
  - logarithmic, definition, 6.123
  - relative, definition, 6.123
- ACLR, see: Adjacent channel leakage ratio
- Acquisition time:
  - definition, 6.173
  - SHA, 7.59
- Active feedback amplifier, 2.49-51
  - CMR independent of resistor bridge, 2.49
- Active feedback CMR/gain calculator, screen, 13.45
- Active filter:
  - antialiasing design, 8.121-127
  - element, limitations, 8.114-115
- Active inductor, diagram, 8.69
- Active mixer:
  - advantages, 4.7
  - basic operation, 4.8-9
  - classic, circuit, 4.8
  - gain, 4.9
  - RF/IF circuit, 4.8-9
- AD2S90, integrated RDC, 6.79
- AD210:
  - 3-port isolator, 2.34-36
    - in motor control current sensing, circuit, 2.35
    - schematic diagram, 2.35
- AD215:
  - low distortion two-port isolator, 2.36-37
    - block diagram, 2.37
- AD260/AD261, high speed digital isolators, 2.40-42
- AD526:
  - monolithic software PGA in-amp:
    - circuit, 2.89
    - latched digital interface, 2.90
- AD534, four-quadrant multiplier based on Gilbert cell, 4.17
- AD536A:
  - monolithic rms/dc converter, 2.85-86
    - diagram, 2.86
- AD538, monolithic analog computer, block diagram, 2.57
- AD539:
  - wideband dual two-quadrant multiplier, 2.77-78, 2.81, 4.13-14
    - block diagram, 2.78, 4.14
- AD549, FET input op amp, 1.51
- AD574, industry-standard ADC, encoder, 5.22
- AD580, precision band gap reference, with Brokaw Cell, 7.4, 7.5
- AD586, buried zener reference, circuit, 7.9
- AD587, buried zener reference, noise reduction pin, 7.15
- AD588, load cell amplifier, 3.96
  - diagram, 3.96
  - single supply load cell amplifier, 3.97
    - diagram, 3.97
- AD589, strain gage sensor amplifier, 3.95
  - Diagram, 3.95
- AD590:
  - current output temperature sensor, 3.33
    - multiplexed, 3.33
- AD594, Type J thermocouple, 3.43
- AD594/AD595, monolithic thermocouple amplifier with cold-junction compensator, diagram, 3.42-43
- AD595, Type K thermocouple, 3.43
- AD598:
  - LVDT signal conditioner, 3.3-4
    - diagram, 3.4
- AD598 and AD698 data sheet, 3.27
- AD600, gain vs. differential control voltage, 4.36
- AD602, gain vs. differential control voltage, 4.36
- AD620:
  - In-amp, in-motor control current sensing, circuit, 2.35
  - CMR vs. frequency, graph, 2.24
  - gain-bandwidth pattern, 2.27
  - monolithic IC in-amp:
    - composite application, 2.15-16
    - schematic, 2.13-14
  - PSRR vs. frequency, graphs, 2.25
  - Strain gage sensor amplifier, 3.95

## ■ BASIC LINEAR DESIGN

- AD620B, bridge amplifier, dc error budget, 2.28
  - Load cell amplifier, 3.96
  - Diagram 3.96
- AD621, pin-programmable-gain in-amp, 2.22
- AD621B, load cell amplifier 3.96
  - diagram. 3.96
  - single cell load cell amplifier, 3.97
  - diagram, 3.97
- AD623, fixed gain difference amplifier, 12.12-13
- AD624C, monolithic in-amp, gain error, 2.22
- AD629:
  - difference amplifier, 12.12-13
  - differential-to-single-ended amplifier, application circuit, 2.9
- AD641:
  - monolithic log amp:
    - block diagram, 4.25
    - error curve, 4.25
    - transfer function, 4.25
    - waveform effect on log linearity, 4.26
- AD645, FET input op amp, 1.51
- AD698:
  - LVDT signal conditioner:
    - with half-bridge, 3.4-5
    - synchronous demodulation, 3.3-5
    - diagram, 3.4
- AD768, 16-bit BiCMOS precision DAC, 6.27
- AD780, reference, 2.63
- AD790:
  - comparator with hysteresis, 2.68
  - block diagram, 2.69
- AD797, low noise op amp, 2.90-91
- AD811, CFB op amp, comparison with model, graphs, 13.13
- AD817, video op amp driver, power dissipation vs. power, graph, 12.89
- AD822, JFET-input dual rail-to-rail output op amp, 2.15-16
- AD825, 8-bit, dual, high speed FET input op amp, 8.137-138, 8.141
- AD830, active feedback amplifiers, 2.49
- AD830/AD8129/AD8130, active feedback amplifiers, circuit, 2.49
- AD831 data sheet, 4.10
- AD834:
  - 8-pin basic four-quadrant multiplier, block diagram, 4.19
  - multiplier, implicit conversion, circuit, 2.84
  - transformer coupled multiplier, block diagram, 4.19
- AD847:
  - high frequency amplifier:
    - Bode plot, 8.120
    - Q-enhancement effects, 8.119
  - Op amp:
    - convergence, circuit and graphs, 13.16
    - open loop gain, graph, 1.12
    - parasitics, circuit and graphs, 13.15
- AD848, op amp, open loop gain, graph, 1.12
- AD849, op amp, open loop gain, graph, 1.12
- AD1879, dual audio ADC, 6.98
- AD813X, differential amplifier, 6.27-28
- AD1170, modular ADC, 6.72
- AD1580:
  - shunt mode IC reference, 7.5-6
  - circuit, 7.6
- AD1582-85 series:
  - Band gap references:
    - advantages, 7.7-8
    - circuit, 7.7
    - connection diagram, 7.7
    - LDO, 7.7
- AD185X series, audio DACs, data scrambling, 6.109-110
- AD1853, dual 24-bit, 92 kSPS DAC, 6.110
- AD1871:
  - 24-bit 96 kSPS stereo audio multibit sigma-delta ADC:
    - block diagram, 6.99
    - digital filter characteristics, 6.100
    - second order modulator and data scrambler, 6.100
- AD1955:
  - multibit sigma-delta audio DAC
  - diagram, 6.110
- AD1900/AD1902/AD19004/AD1906:
  - Class-D audio power amplifier, 2.107-2.117
- AD3300 60 mA LDO regulator, evaluation board, 9.18
- AD3300, 60 mA LDO regulator, circuit, 9.16
- AD5535, 32-channel, 14-bit, 200 V output DAC, evaluation board, 13.73
- AD6645:
  - 14-bit, 80 MSPS wideband ADC:
    - noise figure calculation, 6.154
    - Nyquist conditions, 6.153
    - SFDR, graph, 6.139
    - SFDR vs. input power level, graph, 6.140
    - SNR performance, 6.160
    - SNR vs. aperture jitter, graph, 6.160
    - two-tone SFDR:
      - graph, 6.142
      - vs. input amplitude, graph, 6.142
  - 14-bit 80 MSPS/105 MSPS XFCB ADC, 6.182- 185, 6.188, 6.193-194, 6.202
  - 52-lead Power Quad 4 package, 12.94
  - application circuit, 6.202
  - 14-bit 105 MSPS ADC, with SHA, circuit, 7.62
  - encode command specifications, table, 6.178
  - sample timing specifications, table, 6.178

- AD7111, LOGDAC, multiplying DAC, circuit, 6.38-39
- AD7450, 12-bit, 1 MSPS ADC, evaluation board, 13.74
- AD7524:
  - CMOS DAC, block diagram, 6.14
  - quad CMOS DAC, block diagram, 6.14
- AD7528, 8-bit dual MDAC, 8.137-138, 8.141
- AD7677:
  - 16-bit 1 MSPS switched capacitor PulsAR ADC, 6.48-49
  - circuit, 6.49
- AD77XX series:
  - 24-bit high sigma-delta ADC, 6.101, 6.103
  - high resolution ADC:
    - in cold-junction compensation, 3.44
    - and RTD, 3.49-50
- AD7710:
  - sigma-delta ADC with PGA, 2.93-94
  - circuit, 2.94
- AD7710-series, 22-bit ADC, 7.19
- AD7711, sigma-delta ADC with PGA, 2.93
- AD7712, sigma-delta ADC with PGA, 2.93
- AD7713, sigma-delta ADC with PGA, 2.93
- AD7730:
  - 24-bit bridge transducer sigma-delta ADC, evaluation board, 13.72-73
  - application circuit, 6.202
  - direct conditioning of bridge circuit, 3.98
  - ratiometric AC or DC drive w. Kelvin sensing 3.85,3.96
  - sigma-delta ADC, 6.115
  - configuration assistant, 13.46-48
  - screen, 13.47
  - digital filter response, graph, 6.101
  - single-supply bridge:
    - block diagram, 6.103
    - bridge application, schematic, 6.107
    - digital filter response, graph, 6.105
    - digital filter settling time, 6.106
    - oversampling, 6.104
    - resolution vs. output data and gain, 6.104
- AD7846, 16-bit converter, 2.91-92
- AD7943/AD7945/AD7948:
  - 2-quadrant multiplying DAC, schematic diagram, 6.19
  - 4-quadrant multiplying DAC, schematic diagram, 6.19
- AD8001:
  - absolute maximum ratings, table, 1.76
  - feedback resistor values, packages, chart, 1.68
  - high speed current feedback amplifier, 12.31-32
  - evaluation board, 12.32
  - high speed current-feedback amplifier:
    - evaluation board, 13.70-71
    - stray capacitance, pulse response, 12.32
    - maximum power chart, 1.77
  - op amp:
    - optimum feedback resistor vs. package, table, 1.18
    - packages, recommended components, 13.89
- AD8016:
  - 20-lead PSOP3 package, copper slug for heat transfer, 12.88
  - PSOP3 and BATWING packages, thermal characteristic curves, 12.87
- AD8017AR:
  - 8-pin SOIC op amp, 12.83-86
  - maximum power dissipation data sheet, 12.83
  - standard and Thermal Coastline packages, thermal rating curves, 12.86
  - thermal rating curves, 12.86
- AD8029, PSRR, 12.77
- AD8036, and output clamp amplifier, graph, 2.61
- AD8036/AD8037:
  - clamp amplifier:
    - distortion near clamping region, graph, 2.62
    - equivalent circuit, 2.59
    - overdrive recovery, graph, 2.62
    - performance, 2.60
- AD8037, clamp amplifier, driving flash converter, circuit, 2.62-63
- AD8051, op amp, phase margin, graph, 1.13
- AD8051/AD8052/AD8054, high speed VFB op amp, 1.83, 1.86
- AD8054, phase margin, graph, 1.70
- AD8055, single supply op amp, 6.26
- AD8057, single op amp, thermal packaging, 12.90
- AD8058, dual op amp, thermal packaging, 12.90
- AD8074, triple voltage feedback fixed-gain video transmission line driver, 2.4
- AD8074/AD8075, 500 MHz triple buffer, 2.3
- AD8075:
  - triple video buffer, 1.66
  - triple voltage feedback fixed-gain video transmission line driver, 2.4
- AD8079A/AD8079B:
  - 260 MHz buffer, 2.4
  - dual voltage feedback fixed-gain video transmission line driver, 2.4
- AD8108/AD9109, video  $8 \times 8$  crosspoint switch, 7.45
- AD8110/AD8111, 260 MHz,  $16 \times 8$  buffered crosspoint switch, 7.45

## ■ BASIC LINEAR DESIGN

- AD8113, audio/video 60 MHz, 16 × 16 crosspoint switch, 7.45
- AD8114/AD8115, 225 MHz, 16 × 16 crosspoint switch, 7.45
- AD8116, 16 × 16, 200-MHz buffered video crosspoint switch, circuit, 7.45
- AD8129, low noise, high gain active feedback amplifier, 2.50-51
- AD8129/AD8130:
  - active feedback amplifiers, 2.49-51
  - differential input single-ended output gain block, 2.5
- AD813X:
  - differential ADC driver, block diagram and equivalent circuit, 2.31
  - differential amplifier, DAC buffer circuit, 2.32
- AD8130, CMR vs. frequency, graph, 2.50
- AD8152, 3.2 Gbps, 34 × 34 asynchronous digital crosspoint switch, circuit, 7.46
- AD8170:
  - bipolar video multiplexer, block diagram, 7.42
  - dual source RGB multiplexer, using three 2:1 muxes, circuit, 7.43
- AD8174:
  - 4:1 mux, 7.44
  - bipolar video multiplexer, block diagram, 7.42
- AD8180, bipolar video multiplexer, block diagram, 7.42
- AD8182, bipolar video multiplexer, block diagram, 7.42
- AD8183/AD8185, video multiplexer, block diagram, 7.43
- AD8183/AD8185/AD8186/AD8187, triple 2:1 mux, 7.43
- AD8184, 4:1 mux, 7.44
- AD8186/AD8187, video multiplexer, single-supply, block diagram, 7.43
- AD8230, auto-zeroing in-amp with high CMR, 3.45-46
- AD8330, VGA, block diagram, 4.34
- AD8345, silicon FRIC quadrature modulator, block diagram, 4.11
- AD8350, differential in/differential out gain block, 2.6
- AD8354, gain block fixed-gain amplifier, circuit, 2.5
- AD8362:
  - true rms-responding power detector:
    - block diagram, 4.29
    - internal structure, 4.30
    - typical application, 4.31
- AD8367:
  - high performance 45dB VGA:
    - block diagram, 4.38
    - linear-in-dB gain, 4.37
- AD8370:
  - VGA with precision gain control, 4.38-39
  - block diagram, 4.39
- AD8531/32/34:
  - ordering guide for packaging, 1.92
  - single-supply op amp, 1.83, 1.92
- AD8551:
  - chopper-stabilized amplifier, 12.11
  - in grounded circuit, 12.12
- AD8551/AD8552/AD8554:
  - auto-zero amplifiers:
    - noise comparison, 2.123
    - output spectrum, graphs, 2.122
- AD8571/AD8572/AD8574, auto-zero amplifiers, output voltage, graphs, 2.122
- AD9002, 8-bit, 125 MSPS flash converter, 2.62-63
- AD9042:
  - 12-bit, 41 MSPS ADC, 7.60-61
  - with SHA, circuit, 7.61
- AD9054A, 8-bit, 200 MSPS ADC, functional diagram, 6.63
- AD9226, 12-bit, 65 MSPS ADC, SINAD and ENOB, graph, 6.136-137
- AD9235:
  - 12-bit, 65 MSPS pipelined ADC, 6.55
  - timing, graph, 6.55
- AD9245:
  - 14-bit 80 MSPS 3V CMOS ADC:
    - lead-frame chip-scale package, 12.92
    - power dissipation vs. sample rate, graph, 12.91
- AD9410, 10-bit, 210 MSPS ADC, 6.51
- AD9430:
  - 12-bit, 170 MSPS ADC, noise/power ratio, graph, 6.148
  - 12-bit, 170 MSPS/210 MSPS 3.3V BiCMOS ADC, 12.92-93
  - 100-lead 3-PAD TQFP, 12.93
  - output driver, 12.49
  - packaging, 12.93
  - supply current vs. sample rate, graph, 12.93
- 12-bit, 210 MSPS pipelined ADC, 6.55
- AD9510:
  - Clock distribution circuit 7.73-83
- AD9514
  - Clock generation circuit 7.67-72
- AD9620, monolithic open-loop buffer, 2.3
- AD9630, monolithic open-loop buffer, 2.3
- AD9631, op amp, inadequate decoupling effects, 12.79
- AD976X, TxDAC, 6.24
- AD977X, TxDAC, 6.24
- AD9772, TxDAC, DAC harmonic images calculator, screen, 13.51
- AD9773, 12-bit Transmit DAC (TxDAC), 6.34

- AD9775:
  - 14-bit 160 MSPS TxDAC, 6.34
  - 14-bit 160 MSPS/400 MSPS TxDAC, core, diagram, 6.21-22
- AD9777:
  - 16-bit, 160 MSPS dual interpolating DAC, 12.94
  - 16-bit, 160 MSPS transmit DAC (TxDAC), 6.34
    - SFDR, graph, 6.171
- AD985X series, DDS ICs, 12.94
- AD9850:
  - DDS, 13.48-50
    - register configuration assistant, screen, 13.49
  - DDS/DAC synthesizer, 4.46-47
    - diagram, 4.46
- AD9870, IF digitizing subsystem, 6.109
- AD22100, temperature sensor, ratiometric, 3.34
- AD22105, thermostatic switch, 3.58-59
- AD22151:
  - linear output magnetic field sensor:
    - diagram, 3.8
    - using Hall technology, 3.7-8
- AD22151 data sheet, 3.27
- Adams, R., 6.113
- Adams, Robert, 2.127, 6.113
- Adams, Robert W., 6.113
- Adams, R.W., 6.113
- ADC:
  - 1-bit, comparator, 6.44
  - 3-bit binary ripple, input and residue waveforms, graph, 6.60
  - 3-bit serial, binary output, diagram, 6.59
  - 5-bit counting, circuit, 6.64
  - 10-/11-/12-bit ADC, theoretical noise power ratio, graphs, 6.147
  - 12-bit:
    - noise floor, graph, 6.130
    - SFDR, ratio of sampling clock to input frequency, graphs, 6.129
  - analog bandwidth, 6.137-138
  - antialiasing suppression assistant, screen, 13.53
  - architectures, 6.40-84
  - basic function, diagram, 6.40
  - binary, single-state transfer function, graphs, 6.58
  - bit error rate, 6.163-166
  - buffering, logic noise, 12.29-30
  - charge run-down, 6.65
  - converter analog bandwidth, graph, 13.22
  - converter performance vs. analog input frequency, graph, 13.22
  - converter performance vs. sample rate, graph, 13.21
- ADC (cont)
  - counting and integrating architectures, 6.64
  - digital output, handling, 12.62-64
  - DNL, typical, graph, 13.20
  - dual slope/multislope, 6.73-75
  - dynamic performance analysis, diagram, 6.129
  - error corrected, 6.52-57
  - gain and ENOB vs. frequency, graph, 6.138
  - generalized bit-per-stage architecture, diagram, 6.58
  - Gray coded (folding), 6.58-63
  - high resolution, with VFC and frequency counter, 6.68
  - high speed:
    - CMOS buffer/latch, diagram, 12.30
    - logic noise, 12.29-30
  - high impedance, differential input, 12.14
  - input and output definitions, 5.1
  - input structures, typical, diagrams, 13.20
  - internal reference, 6.40-41
  - metastable states, 6.163-166
  - model, showing noise and distortion sources, 6.131
  - multibit and 1-bit pipelined core combination, diagram, 6.57
  - no specification of IMD, 6.145
  - noise figure, calculation, 6.149
  - output, with error codes, graph, 6.164
  - overvoltage, 11.1
  - pipelined, 6.52-57
  - ramp run-up, 6.65-66
  - reference and buffer, diagram, 6.41
  - sampling:
    - containing SHA, 7.51
    - using integral SHA, 6.161
  - sampling clock, 6.42
  - SAR, 6.42, 6.45-47
  - selection guide, samples, 6.209-211
  - serial bit-per-stage binary, 6.58-63
  - SFDR specification, 6.138
  - sparkle codes, 6.163-166
  - subranging, 6.52-57
    - trimming error, graphs, 6.121
  - successive approximation, 6.37
  - supply voltage, 6.43
  - total SNR, equation, 6.160-161
  - tracking, 6.66-67
  - transfer function, graph, 13.23
  - transient response and overvoltage recovery, 6.161-163
- ADC Analyzer, 13.74-75
- ADC FIFO Evaluation Kit:
  - functional block diagram, 13.76
  - illustration, 13.77
- ADF439F, trench-isolated LLCMOS multiplexer, 7.50

## ■ BASIC LINEAR DESIGN

- ADF4112, PLL, 4.67
- ADG200 series, CMOS switches/multiplexers, 7.23
- ADG201 series, linear-compatible CMOS switches/multiplexers, 7.23
- ADG438F, trench-isolated LLCMOS multiplexer, 7.50
- ADG508F, trench-isolated LLCMOS multiplexer, 7.50
- ADG509F, trench-isolated LLCMOS multiplexer, 7.50
- ADG511, single-supply switch, 2.92-93
- ADG528F, trench-isolated LLCMOS multiplexer, 7.50
- ADG708:
  - 8-channel multiplexer:
    - crosstalk vs. frequency, graph, 7.33
    - off-isolation vs. frequency, graph, 7.30
- ADG8XX-series, CMOS switch, 7.26
- ADG801/ADG802, CMOS switch, in-resistance vs. input signal, graph, 7.26
- ADG918, 1GHz CMOS MUX/SPDT absorptive switch, circuit, 7.40-41
- ADG918/ADG919, 1GHz switch, isolation and frequency response, graphs, 7.40
- ADG919, 1GHz CMOS MUX/SPDT reflective switch, circuit, 7.40
- ADIsimADC:
  - data converter modeling, 13.18-25
    - behavioral model, 13.18
    - distortion, 13.22-23
    - gain, offset, and dc linearity, 13.19-20
    - hardware considerations, 13.18-19
    - jitter, 13.24-25
    - latency, 13.25
    - sample rate and bandwidth, 13.21
- ADIsimPLL, 13.26-29
  - advantages, 13.26
  - frequency domain results, 13.30
    - graphs, 13.28
  - and phase noise, 13.26
  - schematic output, circuit, 13.29
  - software, version 2.5, enhancements, 13.27
  - time domain results, 13.29
    - graphs, 13.28
- Adjacent channel/leakage ratio, definition, 6.145
- Adjacent channel/power ratio, definition, 6.145
- ADLH0033, bipolar open-loop hybrid buffer amplifier, circuit, 2.1
- ADM1201:
  - microprocessor temperature monitor, 3.61-63
    - block diagram, 3.63
    - input signal conditioning circuits, diagram, 3.62
- ADP1147, switch modulation, 9.47
- ADP1148, buck PWM regulator with variable frequency, 9.62
- ADP3000:
  - switching regulator, 9.48
  - switching regulator IC using PBM, 9.52
- ADP330X, LDO anyCAP regulator, schematic, 9.13
- ADP3300 series, LDO pre-regulators, 7.15
- ADP3310:
  - PMOS FET 1A LDO regulator controller:
    - diagram, 9.21
    - external current sense resistor, 9.23-25
- ADP3603/ADP3604/ADP3605, regulated -3V output
  - voltage inverters, application circuit, 9.93
- ADP3603/ADP3604/ADP3605/ADP3607:
  - regulated -3V output voltage inverters, 9.91-93
    - circuit, 9.92
- ADP3607, regulated -3V output voltage inverter, resistor value, 9.93
- ADP3607-5:
  - regulated 5 V output voltage inverter:
    - circuit, 9.95
    - voltages, 9.94
- ADR380, 7.7
- ADR381, 7.7
- ADSP-21060L SHARC, output rise times and fall times, graph, 12.43
- ADSP-21160 SHARC, internal PLL, grounding, 12.69-70
- ADSpice macromodel:
  - characteristics, 13.4-5
  - model transient response, 13.9-10
  - op amp, 13.5
    - CFB, 13.5, 13.11-13
      - input and gain stages, circuit, 13.12
    - frequency shaping stages, 13.7-8
    - noise model, 13.10-11
    - output stages, 13.8-9
      - circuit, 13.8
    - pulse response comparisons, graphs, 13.9
    - stages, circuits, 13.7
  - VFB, 13.5
    - input and gain/pole stage, circuits, 13.6
    - support, 13.17
- ADT45/ADT0, sensor, packaging, 3.34
- ADT70:
  - RTD signal conditioner, 3.49-51
    - diagram, 3.50
- ADT71, RTD signal conditioner, packaging, 3.51
- ADuM130X/ADuM140X:
  - multichannel isolator, 2.46-48
  - multichannel products, 2.46-48
- ADuM140X, die photograph, 2.47



- ADuM1100:
  - architecture, single-channel digital isolator, 2.42-46
  - single-channel 100 Mbps digital isolator, 2.42-46
    - cross-section, 2.43
    - magnetic field immunity, 2.45
    - performance, 2.44
- ADuM1400, block diagram, 2.48
- ADuM1401, block diagram, 2.48
- ADuM1402, block diagram, 2.48
- ADXL-family micromachined accelerometer, diagram, 3.15
- ADXL202, dual-axis  $\pm 2g$  accelerometer, diagram, 3.17-18
- ADXRS gyro, 3.19-26
  - capacitance change resolution, 3.23-24
  - die, photograph, 3.25
  - mechanical sensor, 3.24
  - shock and vibration resistance, 3.26
- ADXRS150, packaging, 3.25
- ADXRS300, packaging, 3.25
- Akazawa, Yukio, 6.81
- Alexander, Mark, 13.31, 13.91, 13.92
- Alias, image, 5.25
- Aliasing:
  - in DDS system, RF/IF circuit, 4.45-46
  - in time domain, 5.25
- All bits off, definition, 6.125
- All bits on, definition, 6.125
- All-0s, definition, 6.125
- All-1s, definition, 6.125
- All-digital PLL, 4.52
- All-parallel (flash) converter, diagram, 6.50
- All-pole filter, response, comparisons, 8.25
- Allen, P.E., 8.143
- Allpass filter, 8.13
  - definition, 8.12
  - delay, 8.61
  - purpose, 8.12
- Alternate loading DAC, 6.29-30, 6.30
- Aluminum electrolytic capacitor, 9.72-73
  - characteristics, 10.4-5, 10.5
  - comparison chart, 8.113
- Ammann, Stephan K., 6.84
- AMP 5-330808-3, 13.87
  - pin socket, 12.58
- AMP 5-330808-6, 13.87
  - pin socket, 12.58
- AMP03, precision four-resistor differential amplifier, 12.12-13
- Amplifier:
  - band limited, 8.114
  - current-voltage characteristic, 11.3
  - intercept points and 1 dB compression points, definition, 6.143
  - programmable gain, 2.87-94
- Amplifiers (cont.)
  - speed, saturation, graph, 2.72
- Amplifier Applications Guide, 2.114, 2.115, 4.28, 11.50
- Amplifier input stage overvoltage, 11.1-4
- Amplifier output phase reversal, caveats, 11.4
- Amplifier output voltage phase reversal, 11.4-9
- Amplitude, EMI, 11.28
- Amplitude modulation, in DDS system, RF/IF circuit, 4.47
- AN-309: Build Fast VCAs and VCFs with Analog Multipliers, 4.20
- Analog bandwidth, ADC, 6.137-138
- Analog comparator, overvoltage, 11.1
- Analog computing circuitry, 5.2
- Analog delay circuit, using SHA, 7.51
- Analog Devices commitment to ESD protection, 11.20-21
- Analog Devices Precision Converter:
  - communications, 13.80
  - evaluation board, 13.79
  - hardware description, 13.80
  - output connector, 13.80
  - power supplies, 13.80
  - software, 13.81
- Analog filter, 8.1-144
  - design examples, 8.121-142
  - filter realization, 8.63-108
  - frequency transformation, 8.55-62
  - practical problems, 8.109-120
  - standard responses, 8.21-54
  - time domain response, 8.18-20
  - transfer function, 8.5-17
- Analog filter wizard, 13.61-67
  - operation modes, 13.61
  - schematic page, 13.67
  - screens, 13.62-63, 13.65-66
- Analog ground, 12.55
  - in mixed-signal IC, 12.60-61
- Analog ground pin, circuit, 12.56
- Analog input variable, 5.1-2
- Analog integrated circuit, overvoltage effects, 11.1-51
- Analog isolation:
  - high speed logic isolator, 2.40-42
  - isolation barrier, 2.33
  - optional noise reduction filter, 2.36
  - techniques, 2.33-34
  - two-port isolator, 2.36-37
- Analog multiplexer, 7.23-50
- Analog multiplier, 2.77-82
  - bipolar output, 4.13
  - block diagram, 4.13
  - definition, 2.77
  - four-quadrant, 4.13
  - RF/IF circuit, 4.13-20
  - single-quadrant, 4.13
- Analog multiplier (cont.)
  - two-quadrant, 4.13

## ■ BASIC LINEAR DESIGN

- Analog switch, 7.23-50
    - application, 7.35-40
    - dummy switch in feedback, minimizing gain error, circuit, 7.38
    - ideal, 7.24
    - minimizing on resistance, 7.36
      - using large resistor values, circuit, 7.37
      - using noninverting configuration, circuit, 7.38
    - overvoltage, 11.1
    - parasitic capacitance, 7.37
    - switching time, dynamic performance, circuit, 7.35
    - unity gain inverter with switched input, circuit, 7.36
  - Analog-to-digital converter, see: ADC
  - Anderson, Robin N., 6.84
  - Andreas, D., 6.113
  - ANSI/EIA-656, 13.31
  - Antialiasing filter:
    - design example, 8.121-127
    - for undersampling, 5.30
  - anyCAP LDO family, 9.13-15
    - merged amplifier-reference design, 9.13
    - pole-splitting topology, 9.15-16
    - regulator controller, diagram, 9.20
    - standard lead frame SOIC, 9.19
    - Thermal Coastline packaging, 9.18
    - Thermal Coastline SOIC, 9.19
  - Aperture:
    - SHA, effects on output, graph, 7.57
    - SHA specification, 7.54
  - Aperture delay, 6.156-157
    - SHA specification, 7.56
  - Aperture delay time, 6.156-159
    - SHA specification, 7.56
    - measurement, 7.56
  - Aperture jitter, 6.156-159, 12.64
    - error, 7.53
    - and sampling clock jitter:
      - graph, 6.158
      - SNR, graph, 6.159
    - SHA, 7.56
  - Aperture time, 6.156-159
    - SHA specification, 7.54
  - Aperture uncertainty, 6.157
    - SHA, 7.56
  - Application circuit, data sheet, example, 6.202
  - Application specific integrated circuit, 4.2
  - The ARRL Handbook for Radio Amateurs, 4.73
  - Ask the Application Engineer-33: All About Direct Digital Synthesis, 4.50
  - Ask the Applications Engineer, 4.28
  - Aspinall, D., 6.82, 7.63
  - Asymptotic response, 1.16
  - Asynchronous VFC, 6.68
  - Attenuation curve, filter, 8.7
  - Audio amplifier, 2.95-105, 2.95-98
    - auto-zero, vs. chopper, 2.121-110
    - implementation, 2.11
    - line drivers and receivers, 2.101
    - operation description, 2.124-113
    - types, 2.95-97
    - VCA's, 2.98-100
  - Audio line driver, 2.103-105
  - Audio line receiver, 2.101-103
    - definition, 2.101
  - Audio system, differential/balanced transmission, block diagram, 2.101
  - Auto-zero amplifier, 2.119-113
    - auto-zero phase, circuit, 2.124
    - implementation, 2.123
    - output phase, circuit, 2.124
    - schematic diagram, 2.120
    - vs. chopper amplifier, 2.121
  - Automatic zero, definition, 6.173
  - Automotive equipment:
    - components, RF field immunity limits, 11.25
    - EMC, 11.25
  - Avalanche diode, circuit, 7.2-3
  - AVX Corporation, 9.79
  - AVX TPS-series, electrolytic capacitor, 9.75
- ## B
- Bainter notch filter:
    - design equations, 8.102
    - diagram, 8.82
    - prototype, 8.132
  - Bainter, J.R., 8.144
  - Baker, Bonnie, 12.51, 12.82
  - Balanced audio transmission system, circuit, 2.104
  - Ball grid array, PCB, 12.6
  - Ball, W.W. Rouse, 6.81
  - Band gap reference, 7.3-8
    - architecture, table, 7.11
    - basic, circuit, 7.4
  - Band gap temperature sensor:
    - cell reference voltage, 3.33
    - diagram, 3.32
  - Band-pass filter, 5.30, 8.2, 8.13
    - bandwidth, 8.9-10
    - definition, 8.10
    - delay curve, denormalization, 8.29
    - peaking vs. Q, 8.10
    - pole frequencies, 8.57
    - response, graph, 8.131
    - response envelope, 8.29
    - transformations, 8.29
    - transfer function, 8.9-10
    - wideband or narrowband, 8.56
  - Band-pass sampling, 5.28
  - Band-pass sigma-delta converter, 6.108-109
    - replacing integrators with resonators, diagram, 6.108

- Band-pass transformation, circuit, 8.131
- Bandreject filter, 8.2, 8.13
  - definition, 8.10-12
  - response, graph, 8.133
  - transfer function, 8.11
  - transformation, circuit, 8.131-132
- Bandwidth:
  - for 0.1dB flatness, 1.66-67
  - SHA, 7.54
- Barber, William L., 2.115, 4.28
- Barney, K. Howard, 6.83
- Barrow, Jeff, 12.51, 12.75
- Base-10 code, and binary, 5.3
- Baseband, sampling, 5.26
- Baseband antialiasing filter, 5.26-28
  - oversampling, 5.27
- Basic diode log amp, 2.56
- BAV199, diode, 3.46
- Bell Laboratories, 6.37
- Benjamin, O.J., 6.113
- Bennett, W.R., 6.175
- Bernardi, Scott, 1.79
- Bessel filter, 8.3
  - amplitude response, 8.25
  - design prototype, 8.134
  - design table, 8.48
  - impulse response, 8.18-19
  - poles, 8.23
  - response curves, 8.37
  - standard response, 8.23
  - step and impulse response, 8.25
- Bessel function, 8.134
- Best straight line, 6.117-118
  - for integral linearity error, 5.14-15
- Best, R.E., 4.73
- Best, R.L., 4.73
- Bi-FET, in op amp, 1.26
- Bias current, 1.38
  - compensation, SHA, 1.40
  - error, 6.74
  - minimizing, 1.41-42
- Bias-compensated input structure, circuit, 1.39
- Bias-compensated op amp, 1.43
- BiFET op amp:
  - input behavior, 2.75
  - phase reversal, 11.4-5
- Billings, Keith, 9.78
- Binary code, 5.12
  - and base-10, 5.3
  - and hexadecimal, relationship, 5.3
- Binary R-2R DAC, 6.6
- Binary-coded-decimal code, table, 5.9-10
- Binary-weighted capacitive DAC, in successive approximation ADC, diagram, 6.13
- Binary-weighted current mode DAC, diagram, 6.13
- Binary-weighted current source, 6.12-14
- Binary-weighted voltage mode resistor DAC, diagram, 6.12
- Bipolar 3-bit ADC, transfer function, 5.8
- Bipolar 3-bit DAC, transfer function, 5.7
- Bipolar code, 5.6-10
  - 4-bit converter, 5.6
  - conversions among other codes, table, 5.9
  - offset binary, 5.6
  - ones complement, 5.6
  - sign magnitude, 5.6
  - twos complement, 5.6
- Bipolar converter, 5.12-13
- Bipolar junction transistor, 3.31
  - bias current, 1.38
- Bipolar output, two-quadrant operation, 2.77
- Bipolar power supply, op amp, 1.7
- Bipolar process, for switches/multiplexers, 7.23
- Bipolar switch, in voltage converter, 9.87
- Bipolar-FET transistor, in op amp, 1.26
- Biquadratic filter, 8.79
  - diagram, 8.79
  - tunable, 8.79
- Biquadratic filter (A), highpass, design equations, 8.98
- Biquadratic filter (B), notch and allpass, design equations, 8.99
- Bird's nest breadboard wiring, 13.83
- Bit error rate:
  - ADC, 6.163-166
  - vs. average time between errors, sampling, table, 6.166
- Black, H.S., 6.175
- Blattner, Rob, 9.26
- Bleaney, B., 12.51, 12.75
- Bleaney, B.I., 12.51, 12.75
- Blinchikoff, H.J., 8.143
- Boctor notch filter, 8.83-84
  - High-pass, diagram, 8.84
  - High-pass (A), design equations, 8.104
  - High-pass (B), design equations, 8.105
  - Low-pass:
    - design equations, 8.103
    - diagram, 8.83
- Boctor, S.A., 8.144
- Bode plot, 1.9, 1.14, 1.16, 1.30, 1.31, 7.29, 8.120, 13.35
- Bode, Hendrick W., 1.79
- Boltzmann's constant, 1.55, 2.79, 3.31, 4.15, 4.62
- Bonadio, Steven, 4.40
- Bondzeit, Frederick, 6.84
- Boost converter, 9.36-41
  - basic:
    - circuit, 9.37
    - waveforms, 9.37
  - constant frequency PWM, graph, 9.64
  - discontinuous inductor current, 9.38-39
  - discontinuous mode, waveform, 9.39

## ■ BASIC LINEAR DESIGN

- Boost converter (cont.)
    - gated oscillator (PBM), inductance calculation, graph, 9.60
    - input/output capacitors, RMS ripple current, graphs, 9.75
    - input/output current, waveforms, 9.70
    - input/output relationship, 9.38
    - negative in/negative out, circuit, 9.41
    - NPN switches in IC regulator, circuit, 9.54
    - point of discontinuous operation, 9.40
    - See also: Step-up converter
  - Borlase, Walter, 1.79
  - Boser, B., 6.113
  - Bowers, Derek, 13.31, 13.91, 13.92
  - Bowers, Derek F., 2.114
  - Boyle model, 13.8-9
  - Boyle, G.R., 13.31, 13.91
  - Brahm, C.B., 6.112
  - Brandon, David, 4.50
  - Brannon, Brad, 6.175, 7.84, 13.31
  - Breadboarding, 13.3
    - and simulation, 13.13
  - Bridge circuit:
    - 1-element, 3.71-72
    - 2-element, 3.71-72
    - AC excitation, 3.85
    - All-element, 3.71-73
    - Current drive, 3.73, 3.79, 3.82
    - Driving, 3.90-83
    - Kelvin sensing, 3.82
    - Linearizing, 3.76-79
    - Ratiometric operation, 3.77
    - Thermocouple effect, 3.84
    - Voltage drive, 3.76
  - Bridge output, 5.2
  - Broadband Amplifier Applications, 2.115, 4.28
  - Brokaw band gap cell, 7.6
  - Brokaw Cell, 3.32, 7.4
  - Brokaw, Paul, 3.64, 7.21, 9.26, 11.50, 12.51, 12.75, 12.82
  - Brown, Edmund R., 2.115, 4.28
  - Brown, Marty, 9.78
  - Brushless resolver, 6.76
  - Bryant, James, 12.51, 12.75
  - Bryant, James M., 2.114, 4.10, 6.84
  - Buck converter:
    - basic:
      - diagram, 9.31
      - waveforms, 9.32
    - constant frequency (PWM), inductance calculation, graph, 9.61
    - constant off-time variable frequency PWM, graph, 9.63
    - fixed off-time variable frequency pulse width modulation, 9.47
    - gated oscillator (PBM), inductance calculation, graph, 9.59
  - Buck converter (cont)
    - input/output capacitors, rms ripple current, graphs, 9.75
    - input/output current, waveforms, 9.70
    - input/output relationships, 9.33
    - negative in/negative out, circuit, 9.41
    - NPN switches in IC regulator, circuit, 9.54
    - point of discontinuous operation, 9.36
    - synchronous switch, with P- and N-channel MOSFETS, circuit, 9.57
    - waveforms, discontinuous mode, 9.34
    - see also: Step-down converter
  - Buck regulator, gated oscillator control, output voltage waveform, 9.53
  - Buck-boost converter:
    - cascaded, 9.43
    - circuits, 9.42-43
    - flyback, circuit, 9.45
    - topologies, 9.42-43
  - Bucklen, Willard K., 6.81
  - Budak, Aram, 8.143
  - BUF03, monolithic open-loop buffer, circuit, 2.2
  - BUF04, unity gain buffer, 2.3
  - Buffer:
    - definition, 2.1
    - frequency compensated, circuit, 2.3
    - simple unity-gain monolithic, circuit, 2.3
  - Buffer amplifier, 2.1-4, 6.6
  - Buffer register, 12.62
  - Buffered Kelvin-Varley divider, 6.6
  - Bulk metal resistor, table, 10.21
  - Bulk metal/metal foil resistor, comparison chart, 8.112
  - Buried zener, drift, 7.13
  - Buried zener reference, 7.8-9
    - architecture, table, 7.11
    - noise performance, 7.8-9
  - Burton, L.T., 8.144
  - Busy, 6.42
  - Butterworth filter, 5.27, 8.3, 8.23-24, 6.172, 13.65
    - amplitude response, 8.25
    - design table, 8.42
    - disadvantages, 8.128
    - impulse response, 8.18
    - noise bandwidth, 6.150
    - order, 8.109
    - response, 8.121-122
    - response curves, 8.31
    - standard response, 8.21
    - step and impulse response, 8.25
  - Buxton, Joe, 13.31, 13.91, 13.92
  - Bypass capacitor, voltage reference, 7.17, 7.19
- ## C
- Cable:
    - electrically long, 11.34
    - EMI, 11.29
    - radiation, and EMI, 11.27

- Cable (cont)
  - shielded, as antenna, 11.33-35
  - shielding, 11.47-49
    - electrical length, 11.46-47
    - and precision sensors, 11.49
- CAD files, 12.4
- CAD layout files, 13.72
- Cage jack, 12.58, 13.87
- Calculator, not a simulator, 13.48
- Candy, J.C., 6.112, 6.113
- Capacitance:
  - parallel plates, 12.27
  - stray, 12.27-28
  - symmetric stripline, calculation, 12.41
- Capacitive binary-weighted DAC, in successive approximation ADC, diagram, 6.13
- Capacitive coupling:
  - DAC, 6.168
  - equivalent circuit model, 12.28
- Capacitive load:
  - large, stable reference, circuit and graph, 7.18
  - reduces phase margin, 1.70
- Capacitive noise, 12.28-29
- Capacitive reactance, definition, 10.3
- Capacitive sensing, 3.23-25
- Capacitively-coupled isolation amplifier, 2.33
- Capacitor, 10.3-14
  - basics, 10.3
  - characteristics, 8.110
    - table, 10.5
  - charge redistribution, 9.85
  - charge transfer, 9.83-87
  - charging from voltage source, diagrams, 9.84
  - comparison, table, 8.113, 10.5
  - considerations, 9.69-75
  - damping components, 10.4, 10.6
  - for decoupling, 12.77
  - definition, 10.3
  - dielectric absorption, 7.58, 10.11-13
  - dielectric types, 10.3-9
  - dissipation factor, 10.13
  - electrolytic:
    - characteristics, 10.4-5
    - impedance vs. frequency, graph, 9.71
  - equivalent circuit:
    - diagrams, 8.111
    - parasitics, 10.10
  - equivalent series inductance, 9.83
  - equivalent series resistance, 9.83
  - fundamentals, 9.28-30
    - graph, 9.29
  - insulation resistance, 10.10
  - manufacturers, 9.79
  - maximum working temperature, 10.9
  - organic types, advantages, 10.9
- Capacitor (cont)
  - parasitics, 8.111, 10.10, 10.13-14
    - best types, 10.13
    - and dissipation, 10.13-14
  - passive filter component, problems, 8.109-113
  - response to current step, 9.71
  - selection guide, chart, 9.72
  - stored charge, diagram, 9.83
  - temperature coefficient, 10.9
  - tolerance, temperature, and other effects, 10.9
  - voltage coefficient, 10.9
- Carbon composition resistor, 10.15
  - comparison chart, 8.112
  - table, 10.21
- Carrier, 6.136
- Cascaded network, two-stage, example, 6.155
- Cattermole, K.W., 5.20, 6.175
- Cauer filter, definition, 8.26-27
- Cauer, W., 8.143
- Caveney, R.D., 6.82
- CCD, 3.65-68
  - applications, 3.65
  - linear array, diagram, 3.65
  - noise source, 3.66
  - output waveform, 3.66
  - pixels, 3.65
  - sample-to-sample variation, 3.66
- CD reconstruction filter:
  - design, 8.134-136
  - final filter design, 8.135
  - normalized FDNR, 8.135
  - passive prototype, 8.135
  - performance, graphs, 8.136
  - transformation in S-plane, 8.135
- CDMA, measurement, Tru-Power detector, 4.29
- Centripetal motion, 3.21
- Ceramic capacitor, 9.72, 9.74
- CFB:
  - advantages, 1.19
  - frequency response, graph, 1.18
- CFB op amp, 1.17
  - common-mode input impedance, specification, 1.42-43
  - current noise, 1.49
  - difference from VFB, 1.17-19
  - frequency dependence, 1.68-69
  - noise model, 1.59
  - open-loop:
    - gain, 1.68
    - graph, 1.32
    - transresistance, 1.32
- Chadwick, P.E., 2.114, 4.10
- Channel separation, op amp, 1.75
- Channel-to-channel isolation, definition, 6.173
- Charge control, 9.51
- Charge injection, CMOS switch, 7.31

## ■ BASIC LINEAR DESIGN

- Charge pump:
  - continuous switching, circuit, 9.85
  - leakage current, 4.70-71
  - in PLL, 4.52
- Charge run-down ADC, 6.65
  - diagram, 6.65
- Charge transfer, definition, 6.173
- Charge-balance VFC, 6.68
  - diagram, 6.69
- Charge-coupled device, see: CCD
- Charge-redistribution DAC, 6.47
- Charged device model, ESD, 11.12-13
- Charpentier, A., 6.113
- Chasek, N.E., 6.82
- Chebyshev filter, 13.61
  - 0.01dB:
    - design table, 8.43
    - response, 8.32
  - 0.1dB:
    - design table, 8.44
    - response, 8.33
  - 0.25dB:
    - design table, 8.45
    - response, 8.34
  - 0.5dB:
    - design table, 8.46
    - response, 8.35
  - 1dB:
    - design table, 8.47
    - response, 8.36
  - amplitude response, 8.25
  - bandwidth chart, 8.23
  - impulse response, 8.18-19
  - low-pass prototype:
    - circuit, 8.128
    - disadvantage, 8.129
  - normalization, 8.22
  - poles, 8.22
  - relative attenuation, 8.22
  - standard response, 8.21-23
  - step and impulse response, 8.25
  - transition region, 8.21-22
- Chesnut, Bill, 12.82
- Chevyshev, see: Chebyshev
- Chip cap, low inductance, 10.6
- Chip select, 6.42
- Choke, EMI protection, 11.35
- Chop mode, 6.104
- Chopper amplifier, 2.119-108
  - schematic diagram, 2.119
- Chopper-stabilized op amp, 1.26, 2.119
  - compared with precision amps, 2.123
- Christie, S.H., 3.60
- Chrystis, George, 9.78
- Circuit:
  - tuned:
    - formed from inductor/capacitor, 12.25
    - Q, 12.25
- Circuit board:
  - layout issues, 9.25
  - printed, copper resistances, chart, 9.24
- Circuit design, considerations, 10.14
- Circuit diagram, data sheet, example, 6.198
- Clamping amplifier, high speed, 2.59-63
- Clamping diode, unnecessary on OPX91 family, 11.6
- Class-D audio power amplifiers, 2.105-117
- Clelland, Ian, 9.78, 10.27
- Clock distribution:
  - end-of-line termination, 12.47
  - source terminated transmission lines, 12.47
- Clock generation and distribution, 7.65-83
- Clock driver, PCB, 12.3
- Closed-loop bandwidth, 1.57
  - and noise gain, 1.68
- Closed-loop gain, 4.52
  - op amp, 1.13
  - op amp circuit, stabilizing, 13.36
  - in VCO, 4.64
- CMOS:
  - latched buffer, 12.30
  - for switches/multiplexers, 7.23
- CMOS ADC, differential SHA, equivalent input circuit, 7.60
- CMOS buffer/latch, for high speed ADC IC, 12.62
- CMOS DAC Application Guide, 8.144
- CMOS multiplexer, parasitic latchup, 7.47-50
- CMOS op amp, 1.26
  - lower supplies, 1.44
- CMOS switch:
  - 1GHz, 7.40-41
  - adjacent, equivalent circuit, 7.27
  - basic, complementary pair, circuit, 7.25
  - basic considerations, 7.24-26
  - bipolar transistor equivalent circuit, with parasitic SCR latch, 7.48
  - Bode plot, transfer function in on-state, graph and equations, 7.29
  - charge coupling, dynamic settling time transient, circuit, 7.32
  - charge injection model:
    - dynamic performance, circuit, 7.31
    - effect on input, circuit, 7.31
  - crosstalk, 7.33
  - diode protection scheme, 7.48
  - dynamic performance:
    - off isolation, graph and equation, 7.29
    - transfer accuracy vs. frequency, graph, 7.28
  - error sources, 7.26-34
  - feedthrough, 7.30
  - input protection, using Schottky diode, 7.49
  - junction-isolation, cross-section, 7.47
  - model, with leakage currents and junction capacitances, 7.26-27
  - off condition, dc performance, circuit, 7.28

- on condition, dc performance, circuit
  - and equations, 7.27
  - on resistance vs. signal voltage, graph, 7.25
- CMOS switch (cont)
  - overcurrent protection, using external resistor, circuit, 7.49
  - parasitic components, 7.28
  - parasitic latchup, 7.47-50
  - in poorly designed PGA, circuit, 7.39
  - single-pole, settling time, constants, table, 7.34
- CMR, definition, 6.124
- CMRR:
  - in bias current compensation, 1.40
  - op amp:
    - calculation, 1.71
    - output offset voltage error, 1.71
- CMV, definition, 6.124
- Code, 5.2
  - conversion relationship, 5.2
  - hexadecimal, 5.3
  - natural, 5.3
  - straight binary, 5.3
- Code centers, 5.12
- CODEC, grounding, 12.67
- Coding and quantizing, 5.1-20
- COG capacitor, characteristics, 10.6
- Coilcraft, 9.79
- Coiltronics, 9.79
- Cold-junction:
  - compensation, 3.36-44
  - diagram, 3.40
  - temperature sensor, 3.40-41
  - definition, 3.37, 3.39
- Colton, Evan T., 6.82
- Commercial equipment, EMC, 11.23-24
- Common-mode error, definition, 6.124
- Common-mode range, definition, 6.124
- Common-mode rejection, see: CMR
- Common-mode rejection ratio, see: CMRR
- Common-mode voltage, see: CMV
- Communication theory, classic paper by Shannon, 5.24
- Companing, 6.37
- Comparator, 2.65-76
  - 1-bit ADC, 2.65, 6.44
  - definition, 2.65
  - latch and compare, 2.69
  - logic types, 2.72
  - op amp, 2.71
    - input circuitry, 2.75-76
    - output, 2.72-74
    - speed, 2.71-72
  - output, 72-74
  - response, hysteresis, 2.68
  - speed, 2.71-72
  - symbol, diagram, 2.65
  - window, 2.69
- Complementary bipolar process, for switches/multiplexers, 7.23
- Complementary code, 5.10
  - uses, 5.10
- Complex impedance, definition, 10.23
- Compliance-voltage, DAC output, 6.24
- Compliance-voltage range, definition, 6.125
- Compound input stage, 1.22
- Computer equipment, radiated emission limits, table, 11.24
- Conduction, EMI, 11.27
- Conductivity, infinite, 12.9
- Conductor, resistance, 12.5-6
- Configuration assistant, 13.46-58
- Connector leakage, and EMI, 11.27
- Connelly, J.A., 12.51, 12.75, 12.82
- Continuous switching:
  - charge pump, circuit, 9.85
  - pump capacitor, circuit, 9.86
- Controller, set-point, 3.58-60
- Conversion relationship, code, 5.2
- Converter:
  - ideal step-up (boost), 9.36-41
  - rms to dc, 2.83-86
- Copper resistance, printed circuit, chart, 9.24
- Core, electronic, manufacturers, 9.79
- Coriolis acceleration:
  - definition, 3.20
  - example, 3.20
  - measurement, 3.22-23
  - to measure angular rate, 3.20-21
- Coriolis accelerometer, 3.20-21
- Coriolis effect:
  - demonstration, 3.22
  - displacement, 3.23
- Correlated double sampling, 3.66
  - diagram, 3.67
- Couch, L.W., 4.73
- Counts, L., 2.114
- Counts, Lew, 2.115
- Coupling:
  - EMI, 11.37
  - and mutual inductance, within signal cabling, 12.24
- Coussens, P.J.M., 3.27
- Coxeter, H.S.M., 6.81
- Crosstalk, 7.33
  - definition, 6.173
  - EMI, 11.37
  - op amp, 1.75
  - PCB, 12.3
- Crowbar, EMI protection, 11.35
- Crystal Oscillators: MF Electronics, 12.52
- Crystal Oscillators: Wenzel Associates, Inc., 12.52
- Cük converter, 9.44
- Current feedback input resistance, circuit, 1.43
- Current feedback integrator, noninverting, 8.117

## ■ BASIC LINEAR DESIGN

### Current feedback op amp:

- choosing between VFB and CFB, 1.19
- differences from VFB, 1.17-19
- effects of overdrive on inputs, 1.27-28
- low power and micropower, 1.25-26
- phase reversal, 1.25
- rail-to-rail, 1.25
- single supply:
  - circuit design, 1.23-24
  - considerations, 1.20-22
  - supply voltage, 1.19-20
- see also: CFB

### Current noise, op amp, 1.47, 1.49

### Current source:

- schematic and layout:
  - PCB, 12.71
  - dc current flow, 12.71

### Current-mode binary weighted DAC, diagram, 6.13

### Current-mode control, 9.50

### Current-mode R-2R ladder network DAC, diagram, 6.17

### Current-out temperature sensor, 3.33

### Current-steering multivibrator VFC, 6.68 diagram, 6.69

### Current-to-voltage converter, see: I/V

### Curtin, Mike, 4.73

### Cutler, C.C., 6.112

### Cut-off frequency, filter, 8.1-2

## D

### DAC:

- 3-bit switched-capacitor, circuit, 6.47
- 8-bit, nonlinear transfer function, 6.37-38
- 12-bit, SFDR, FFT, 4.48
- architecture, 6.3-39
  - R-2R ladder, 6.14-18
- basic, diagram, 6.3
- charge-redistribution, 6.47
- current-output architecture, 6.9
- deglitcher, using SHA, 7.51
- digital interfacing, 6.28-32
- distortion, 6.167, 6.170
- double buffered, 6.28
  - complex input structures, diagram, 6.29
- dynamic performance, 6.167
- fully decoded, 6.9-11
- gain, in R-2R ladder, 6.16
- general nonlinear, diagram, 6.39
- glitch impulse area, 6.168-169
- high speed:
  - alternate loading, diagram, 6.30
  - buffering using differential amplifier, 6.28
  - output, model, 6.24
- ideal 12-bit, SFDR, output spectrum, 4.44
- input and output definitions, 5.1
- intentionally nonlinear, 6.37-39

### DAC (cont.)

- multiplying:
  - in feedback loop, 2.91-92
  - performance, 2.92
- nonlinear 6-bit segmented, diagram, 6.38
- output:
  - buffered with op amps, 6.23
  - graph, 6.36
  - output compliance voltage, 6.24
  - ping-pong, 6.29-30
  - settling time, 6.167-168
  - SFDR, 6.167, 6.170-172
    - test setup, 6.171
  - SNR, 6.170-172
    - measurement, analog spectrum analyzer, 6.172
- string, 6.4-5
- switched-capacitor, 6.47
- thermometer, 6.9-11
- transitions, with glitch, graph, 6.168
- DAC-08, block diagram, 6.16
- Dale Electronics, Inc., 9.79
- Damped oscillation, 1.64
- Damping ratio, 8.7
- Damping resistor:
  - fast logic, minimizing EMI/RFI, circuits, 12.44
  - series, high speed DSP interconnections, 12.45
- Daniels, R.W., 8.143
- Darlington NPN, pass device, 9.6
- Darlington pass connection, 9.7
- Data bus:
  - interface, example, 6.199
  - parallel vs. serial, 6.206
- Data converter, 6.1-211
  - ac errors, 6.129-176
  - ac specifications, 6.173-174
  - analog switches and multiplexers, 7.23-50
  - choosing, 6.205-211
  - code transition noise and DNL, graphs, 6.122
  - dc and ac specifications, 6.115
  - dynamic performance, 6.133
    - table, 6.134
  - gain error, 5.14
  - intercept points, significance, 6.144
  - least significant bit, for 2 V full scale input, table, 6.116
  - logic, timing, 6.33
  - metastable comparator output, error codes, diagram, 6.165
  - offset error, 5.14
  - offset and gain error, graphs, 6.117
  - parameters, 6.205-206
  - part selection, 6.206-211
  - primary dc errors, 6.117
  - resolution, 6.205
  - table, 6.116
  - sample rate, 6.205
  - SHA circuits, 7.51-63
  - specifications, defining, 6.115-116



- Data converters (cont.)
  - static transfer functions and dc errors, 6.117-127
  - support circuits, 7.1-63
  - thermal considerations, 12.90-95
  - timing specifications, 6.177-179
  - transfer functions for nonideal 3-bit DAC and ADC, graphs, 6.119
  - voltage references, 7.1-21
- Data directed scrambling, 6.110
- Data distribution system, using SHA, 7.51
- Data ready, 6.42
- Data scrambling, 6.110
- Data sheet:
  - absolute maximums, 1.89-91, 6.188-189
  - application circuits, 6.202
  - circuit description, 6.198
  - defining the specifications, 6.192
  - equivalent circuits, 6.193
  - evaluation boards, 6.203
  - front page, 1.83, 6.181
  - graphs, 1.92, 6.194-197
  - how to read, 6.181-203
  - interface, 6.199-200
  - main body, 1.93, 6.198
    - for op amp, 1.93-94
  - ordering guide, 1.92, 6.189-190
  - pin description, 6.191-192
  - reading, 1.83-94, 6.181-203
  - register description, 6.201
  - specification tables, 1.83-89, 6.181-188
- Data Sheet for AD815 High Output Current Differential Driver, 12.96
- Data Sheet for AD8011 300 MHz, 1mA Current Feedback Amplifier, 1.82
- Data Sheet for AD8016 Low Power, High Output Current xDSL Line Driver, 12.96
- Data Sheet for AD8017 Dual High Output Current High Speed Amplifier, 12.96
- Data Sheet for AD8551/AD8552/AD8554 Zero-Drift, Single-Supply, Rail-to-Rail Input/Output, 1.82
- Data Sheet for AD8571/AD8572/AD8574 Zero-Drift, Single-Supply, Rail-to-Rail Input/Output, 1.82
- Data Sheet for OP777/OP727/OP747 Precision Micropower Single-Supply Operational Amplifiers, 1.82
- Data Sheet for OP1177/OP2177/OP4177 Precision Low Noise, Low Input Bias Current Operational Amplifiers, 1.82
- Dattorro, J., 6.113
- DC error source, in-amp, 2.22-25
- DC errors, 6.117-127
- DDS, 6.170
  - aliasing, 4.45-46
  - basic system, high resolution, 4.44
  - configuration assistant, 13.49
  - flexible system, diagram, 4.42
- DDS (cont)
  - fundamental, 4.41
  - harmonics, 4.46
  - RF/IF circuit, 4.41-44
  - sampled data system, 4.41
  - tuning equation, 4.43
  - vs. PLL-based system, 4.46
- DDS Design, 4.50
- DDS system:
  - ADC clock driver, 4.46-47
  - amplitude modulation, 4.47
  - dither, for quantization noise and SFDR, 4.49
  - harmonics, 4.47
  - SFDR considerations, 4.47-49
- De Jager, F., 6.112
- Dead time, DAC settling time, 6.167
- Decimation, 6.90-91
- Decoupling, 12.77-82
  - inadequate, effects, 12.78-79
  - local high frequency, 12.77-80
    - supply filter, circuits, 12.78
  - PCB, 12.77-82
  - power line, forms resonant circuit, 12.80
  - surface-mount multilayer ceramics, 12.77
  - voltage reference, 7.2
- Decoupling capacitor, in-amp, 2.24
- Decoupling point, 12.63
- Del Signore, B.P., 6.113
- Delay constant, surface microstrip, 12.39
- Delay dispersion, graph, 2.66
- Delay skew, 12.50
- Deloraine, E.M., 6.112
- Delta modulation, 6.85
  - circuit, 6.85
  - quantization, graph, 6.86
- Delta phase register, 4.42
- Delyiannis, T., 8.143
- Dempsey, Dennis, 6.7
- Demultiplexed data bus, 12.50
- Denormalization, filter, 8.29
- Derating curves, 12.85
- Derjavitch, B., 6.112
- Design development:
  - evaluation boards and prototyping, 13.69- 92
  - online tools and wizards, 13.33-68
  - simulation, 13.3-32
  - tools, 13.1-92
- Design wizard:
  - analog filter wizard, 13.61-67
  - photodiode wizard, 13.58-60
- Designing for EMC (Workshop Notes), 11.50
- Detecting, architecture, 4.21
- Detecting Fast RF Bursts Using Log Amps, 4.28
- Detecting log amp, 2.55-56
- Detector, True Power, RF/IF circuit, 4.29-31
- Development of an Extensive SPICE Macromodel for "Current-Feedback" Amplifiers, 13.31, 13.91

## ■ BASIC LINEAR DESIGN

- Dickinson, Arthur H., 6.83
- Dielectric, types, 10.3-9
- Dielectric absorption, 10.10-13
  - capacitor, 10.11-13
    - circuit example, 10.11
    - material characteristic, 10.12
  - PCB, 12.19
    - circuit, 12.20
  - sample-and-hold errors, 10.12
  - SHA, 7.58
    - circuit and graph, 7.59
- Dielectric hysteresis, 10.11
- Difference amplifier:
  - circuit, 2.9
  - definition, 2.8
- Differential amp:
  - calculator, manual and automatic modes, 13.44
  - CMR/gain/noise calculator, screen, 13.44
- Differential amplifier, 2.31-32
  - advantages, 2.31
- Differential analog input capacitance, definition, 6.125
- Differential analog input impedance, definition, 6.125
- Differential analog input resistance, definition, 6.125
- Differential analog input voltage range, definition, 6.125
- Differential current-to-differential voltage conversion, 6.27-28
- Differential DC-coupled output:
  - with dual-supply op amp, circuit, 6.25
  - with single-supply op amp, circuit, 6.26
- Differential gain:
  - definition, 1.73, 6.173
  - example, 1.74
- Differential input voltage, op amp, 1.44
- Differential linearity error, 6.117
- Differential nonlinearity, 6.118
  - ADC, 5.17
    - graph, 6.120
  - and code transition noise, 5.19
  - converter, 5.15
  - DAC:
    - details, 5.16
    - graph, 6.119
    - distortion effect, 6.133-135
- Differential nonlinearity error, in ADC/DAC, graphs, 6.134
- Differential nonlinearity temperature coefficient, 6.123-124
- Differential PCM, 6.85
  - circuit, 6.85
- Differential phase:
  - definition, 1.75
  - specifications, 1.74
- Differential phase, definition, 6.173
- Differential transformer coupling, circuit, 6.25
- Digi-Trim, in op amp, 1.26
- Digiphase, 4.59
- Digital corrected subranging, 6.54
- Digital crosspoint switch, 7.46
- Digital crosstalk, definition, 6.173
- Digital current, high, multiple PCB, diagram, 12.68
- Digital data bus noise, immunity in high-speed ADC IC, 12.62
- Digital error correction, 6.54
- Digital filter, in sigma-delta ADC, 6.100-101
- Digital filtering, 6.90
- Digital ground, 12.55
  - in mixed-signal IC, 12.60-61
- Digital ground pin, circuit, 12.56
- Digital interface, 6.28-32
- Digital isolation:
  - AD260/AD261 high speed logic isolators, 2.40-42
  - ADuM130X/ADuM140X multichannel products, 2.46-48
  - ADuM1100 architecture, 2.42-46
    - in data acquisition system, 2.41
  - iCoupler technology, 2.42
  - techniques, 2.39-48
    - using LED/photodiode optocoupler, 2.40
    - using LED/phototransistor optocoupler, 2.39
- Digital noise, in mixed-signal IC, 12.60-61
- Digital phase wheel, 4.43
- Digital phase-frequency detector:
  - in PLL synthesizer, 4.54
  - using D-type flip flops, circuit, 4.54
  - waveforms, 4.55
- Digital phosphor scope, acquisition time measurement, 7.59
- Digital PLL, 4.52
- Digital pot, 6.7-9
  - two times programmable, diagram, 6.9
- Digital potentiometer, 6.7-9
  - advantages, 6.8
  - internal timer, 6.8
- Digital sampling scope, acquisition time measurement, 7.59
- Digital signal processor, see: DSP
- Digital switch, crosspoint, 7.46
- Digital word, 6.1
- Digital-output temperature sensor, 3.56-58
- Digitally controlled VGA, 4.38-39
  - RF/IF circuit, 4.38-39
- DigiTrim technology:
  - circuit offset adjustment, 1.34-35
  - schematic, 1.35
- Diode:
  - input protection, 11.2
  - junction capacitance, 11.8
  - for parasitic SCR latch-up protection, 7.48

- Diode-ring mixer:
    - diagram, 4.7
    - performance limitations, 4.7
    - RF/IF circuit, 4.3-6
  - Diode/op amp log amp, disadvantages, 4.21
  - DiPilato, Joe, 6.114
  - Direct Digital Frequency Synthesizers, 4.50
  - Direct digital synthesis, see: DDS
  - Direct IF to digital conversion, 5.28
  - Discrete time sampling, 5.22
  - Dispersion, comparator, 2.65
  - Dissipation factor, definition, 10.13-14
  - Distance, EMI, 11.28
  - Distortion:
    - CFB op amp, 1.19
    - harmonic, 1.60
    - intercept points, 1.60
    - intermodulation distortion, 1.60
    - multitone power ratio, 1.60
    - op amp, definition, 1.60
    - SFDR, 1.60
    - SHA, 7.54
    - static and dynamic, 13.22-23
    - total harmonic, 1.60
      - plus noise, 1.60
  - Distortion products, location, graph, 6.135
  - Dither, 4.48
  - Dither signal, 6.130
  - Divider:
    - circuit, 2.82
    - with multiplier and op amp,
      - inverting/noninverting modes, circuit, 2.81
  - DNL:
    - and sampling clock jitter, quantization noise, SNR, and input noise, graph, 6.160
    - see also: Differential nonlinearity
  - Dobkin, Robert C., 9.26
  - Doeling, W., 12.51
  - Dominant pole frequency, 1.30
  - Dorey, Howard A., 6.84
  - Dostal, J., 1.81
  - Doublet glitch, 6.168
  - Downing, Salina, 13.31
  - Drift:
    - reference temperature, table, 7.14
    - voltage reference, 7.13
  - Drift with time, op amp, 1.33
  - Drift/gain error, 13.39, 13.41
  - Droop:
    - hold mode, 7.58
    - rate, 7.53
  - Dropout voltage, 9.5
  - DSP:
    - grounding, 12.67
    - output rise times and fall times, graph, 12.43
  - Dual amplifier band-pass filter:
    - design equations, 8.100
    - diagram, 8.80
  - Dual slope ADC:
    - advantages, 6.74
    - diagram, 6.73
    - integrator output waveforms, 6.73
  - Dual slope/multislope ADC, 6.73-75
  - Dual-modulus prescaler, 4.57-58
  - Duff, David, 6.175
  - Dummer, G.W.A., 12.51
  - Duty cycle, waveform, 1.24
  - Dynamic range, log amp, 4.24
  - Dynamic settling time, transient, charge coupling, graph, 7.32
- E**
- E-Series LVDT Data Sheet, 3.27
  - Early effects, 3.31
  - Earnshaw, J.B., 6.80
  - Eckbauer, F., 6.113
  - ECL, 5.2
  - EDN Magazine, 11.23
  - EDN's Designer's Guide to Electromagnetic Compatibility, 11.50
  - Edson, J.O., 1.80, 5.20, 6.80, 6.82, 6.175, 7.63
  - Edwards, D.B.G., 6.82, 7.63
  - Effective aperture delay time, 6.156-157
    - and ADC input, graph, 6.157
    - graph, 7.56
    - SHA specification, 7.56
  - Effective input noise, definition, 6.126
  - Effective number of bits, see: ENOB
  - Effective resolution, 6.132
  - Effective temperature differential, calculation, 12.84
  - EIAJ ED-4701 Test Method C-11, Electrostatic Discharges, 11.51
  - EIAJ Specification ED-4701 Test Method C-111 Condition A, 11.13
  - Eichhoff Electronics, Inc., 10.27
  - 80C51, microcontroller, 3.57
  - Electric-field intensity, RFI, 11.30
  - Electrically long, cable, 11.46-48
  - Electrically short, cable, 11.46-47
  - Electrolytic capacitor:
    - characteristics, 10.4-5
    - impedance vs. frequency, graph, 10.7
    - life, 10.14
    - polarized, 9.72
    - ripple current, 9.74-75
    - types, 9.72
  - Electromagnetic compatibility, see: EMC
  - Electromagnetic interference, 9.66
  - Electrostatic discharge, see: ESD
  - Electrostatic potential, modeling, 11.12-17
  - Elliott, Michael, 6.83, 7.63

## ■ BASIC LINEAR DESIGN

- Elliott, Michael, R., 6.83
- Elliptical filter, 5.27
  - definition, 8.26
- Embedding:
  - advantages and disadvantages, 11.39
  - traces, 12.42
- EMC:
  - regulations:
    - design impact, 11.25
    - industries, 11.23-25
- EMC Test and Design, 11.50
- EMI:
  - diagnostic framework, table, 11.27
  - generated by power line disturbances, 11.35
  - model, source/receptor/path, 11.26-27
  - regulation:
    - by FCC and VDE, 11.23
    - radiated emissions, 11.23
  - troubleshooting, philosophy, 11.48-49
  - waveguide, via enclosure openings, 11.43
- EMI/RFI:
  - and analog circuit, 11.23-49
  - considerations, 11.23-49
- Emitter-coupled logic, see: ECL
- Encoder, early ADC, 5.22
- Encoding process, differential nonlinearity, 6.133
- End point, 6.117-118
- End point method, for integral linearity error, 5.14-15
- End termination:
  - both ends, for single transmission line, 12.48
  - microstrip transmission lines, 12.46
- End-of-conversion (EOC), 6.42
- Engelhardt, E., 6.113
- ENOB, 6.90, 13.54
  - definition, 1.63, 6.136-137
- Equivalent input referred noise, 6.131-132
- Equivalent noise bandwidth, 1.48
- Equivalent number of bits, see: ENOB
- Equivalent pin circuit, data sheet, example, 6.193
- Equivalent series inductance, 10.10, 10.13
  - capacitor, 9.69, 9.83
  - capacitor loss element, 10.3
- Equivalent series resistance, 10.10, 10.13
  - capacitor, 9.69, 9.83
  - filter loss element, 10.3
  - temperature dependence, 10.7
- Erdi, George, 1.79-80, 2.114
- Error:
  - ADC/DAC DNL, graphs, 6.134
  - in design, strategy, 12.26
  - drift/gain, 13.39
  - resolution, 13.39
- Error budget calculator:
  - for in-amp, 13.42
  - for op amp, 13.39-42
    - screen, 13.40-41
- Error corrected ADC, 6.52-57
- Error vector magnitude, 13.27
- Error voltage, from digital current flowing in analog return path, 12.58
- ESD:
  - catastrophic failure, 11.1
  - damage, 11.17
    - considerations, 11.18
    - prevention in ICs, 11.18
  - definitions, 11.1
  - effects, 11.11-21
  - elimination, keys, 11.1
  - failure threshold, 11.1
  - generation, 11.12
  - IC protection, protocols, 11.20
  - integrated circuit protection, 11.11-21
  - model:
    - comparison, table, 11.15
    - discharge waveforms, comparison, 11.15-16
    - schematic representation, and discharge waveforms, 11.14
  - models, 11.12
  - sensitive devices:
    - handling, workstation, 11.19
    - recognition, 11.19
- ESD Association Draft Standard DS5.3 for Electrostatic Discharge (ESD) Sensitivity Testing-Charged Device Model (CDM) Component Testing, 11.51
- ESD Association Specification S5.2, 11.13
- ESD Association Standard S5.2 for Electrostatic Discharge (ESD) Sensitivity Testing-Machine Model (MM)-Component Level, 11.51
- ESD Prevention Manual, 11.50
- European cordless telephone system DECT, with open-loop modulation, 4.70
- Evaluation board, 13.69
  - clocking description, 13.76-78
  - clocking with interleaved data, 13.78
  - data converter, 13.72-73
  - data sheet, 6.203
  - full prototype board, 13.89
  - high speed FIFO system, 13.74-75
    - ADC Analyzer, 13.74-75
    - theory of operation, 13.75-76
  - versions, 13.75
- Op amp
  - dedicated, 13.70-71
  - illustrations, 13.71
  - general purpose, 13.69-81
  - illustration, 13.69
- PCB, 12.3
  - layout, 12.4
- precision ADC, 13.79-81

- Evaluation boards (cont)
  - prototyping, 13.82-87
  - additional information, 13.88-89
  - sockets, 13.87-88
- Excess noise, resistor, 10.21-22
- Exclusive-or (EXOR) gate, in PLL synthesizer, 4.54
- Expander, 6.37
- Explicit method, conversion by analog circuit, 2.83
- Exponential amplifier, X-AMP, 4.35
- External clock jitter, 12.64
- External current, 12.9
- External offset adjustment, circuits, 1.36
- External trim, 1.36-37
  
- F**
- Fague, D.E., 4.74
- Failure, resistor, effects, 10.20
- Fair-Rite Linear Ferrites Catalog, 10.27
- Fall time:
  - graph, 6.177
  - op amp, 1.70
  - timing specification, 6.177
- Faraday screen, 12.27
- Faraday shield, 12.3, 12.24, 12.28-30
  - definition, 12.28
  - in isolation transformer, EMI protection, 11.36-37
  - model, 12.29
- Farrand Controls, Inc., Inductosyn, 3.13
- Fast Fourier transform, 5.21, 6.129
- FAST Step mode, in AD7730 digital filter settling time, 6.106
- FAT-ID concept, for EMI problems, 11.28
- FDMA, noise/power ratio, 6.146
- FDNR, 8.70-71
- FDNR filter:
  - for CD reconstruction, 8.134
  - op amp requirements, 8.115
- Feedthrough protection, 11.32
- Feedback counter:
  - N-divider, 4.56
  - in PLL synthesizer, 4.53, 4.56-58
- Feedback divider, in PLL, 4.52
- Feedthrough:
  - CMOS switch, 7.30
  - definition, 6.174
- Feedthrough error, definition, 6.174
- Ferguson, P.F., Jr., 6.113, 6.114
- Ferguson, P., Jr., 6.113
- Ferrite, 10.25
  - impedance, 10.25
  - inductor core, 9.68
  - leaded, 10.25
  - nonconductive ceramics, 10.25
- FET input amp, 1.41
  - capacitance, 8.115
- Fetterman, Scott, 6.82
  
- Fiedler, Udo, 6.83
- Film capacitor, 9.72
  - characteristics, 10.4-5, 10.6
  - poor temperature coefficient, graph, 8.110
- Filter:
  - 60 Hz notch, 8.141-142
  - active, antialiasing, design, 8.121-127
  - analog, 8.1-144
  - antialiasing, 5.26
    - requirements, 5.28
    - in undersampling, 5.29-31
    - for undersampling, 5.30
  - attenuation curve, 8.7
  - band-pass, 5.30, 8.2
  - band-reject, 8.2
  - baseband antialiasing, 5.26-28
  - Butterworth, 5.27
  - circuit and component quality factors, 8.63
  - components, passive, problems, 8.109-113
  - cut-off frequency  $F_0$ , 8.7
  - damping ratio, 8.7
  - definition, 8.1
  - design equations, 8.88-107
  - design examples, 8.121-142
  - design tables, 8.42-52
  - design wizard, 13.54
  - elliptic, 5.27
  - frequency response vs. DAC control word, graph, 8.138
  - frequency transformation, 8.55-62
    - low-pass to all-pass, 8.61-62
    - low-pass to band-pass, 8.56-59
    - low-pass to band-reject (notch), 8.59-61
    - low-pass to high-pass, 8.55-56
  - high-pass, 8.2
  - implementation, problems, 8.109-120
  - inductive and/or resistive, 11.33
  - inverse Chebyshev, 8.27-28
  - key parameters, 8.3
  - leakage, RFI, 11.31
  - low-pass:
    - and high-pass response, graph, 8.130
    - idealized, 8.2
    - and RFI, 11.32
  - maximally flat delay with Chebyshev stopband, 8.27
  - multistage, and RFI, 11.32
  - nonzero, 11.33
- notch, 8.2
  - order, determination, graph, 8.121
  - passive, normalized implementation, circuit, 8.122
  - phase response, 8.14-16
  - practical applications, 8.1
  - quality factor Q, 8.7
  - realization, 8.63-108
  - reconstruction, 6.35

## ■ BASIC LINEAR DESIGN

- Filter (cont)
    - response curve, low-pass prototype, all-pole, 8.29-41
    - S-plane, 8.5-7
    - second-order responses, chart, 8.13
    - selection, using configuration assistant, 13.54
    - standard responses, 8.21-54
    - theory, low-pass prototype, 8.128
    - time domain response, 8.18-19
    - transfer function, 8.18
    - transformation, 8.128-133
      - table, 8.67
  - Finite amplitude resolution due to quantization, 5.22
  - First order all-pass filter:
    - design equations, 8.106
    - diagram, 8.86
  - Fisher, J., 6.113
  - Flash ADC, 6.50-51
  - Flash converter, 6.50-51
    - 3-bit all-parallel, diagram, 6.50
    - disadvantages, 6.50
    - interpolation, 6.51
  - Flett, F.P., 3.27
  - Flicker, eliminated in-tracking ADC, 6.67
  - Flicker noise, op amp, 51-52
  - Flicker-free code resolution, 6.132-133
    - calculation from input-referred noise, 6.133
  - Flyback converter, circuit, 9.45
  - Flyers, 6.164
  - Folding converter, 6.59
  - Folding stage:
    - functional equivalent circuit, 6.60
    - transfer function, 6.60
  - Forward-biased diode, circuit, 7.2
  - Fourier analysis, 8.14
  - Fourier transform, 8.18
  - Fractional binary code, 5.3
  - Fractional-N synthesizer, 4.59-60
    - diagram, 4.59
    - disadvantages, 4.60
  - Franco, S., 8.143
  - Franco, Sergio, 1.79, 1.81
  - Fraschilla, J.L., 6.82
  - Frederiksen, Thomas M., 1.81
  - Frequency, EMI, 11.28
  - Frequency dependent negative resistance filter, implementation, circuit, 8.125
  - Frequency dependent negative resistor:
    - 1/s transformation, 8.71
    - versions, 8.70
  - Frequency division multiple access, see: FDMA
  - Frequency response, log amp, 4.24
  - Frequency synthesis, RF/IF circuit, 4.41-50
  - Frequency synthesizer:
    - definition, 4.41
    - using PLLs, 4.41
  - Frequency-to-voltage converter, as receiver, 2.42
  - Friend, J.J., 8.143
  - Friis equation, 6.154
  - Front page:
    - data sheet:
      - example, 6.182
      - for op amp, 1.83
  - F (subzero), definition, 8.7
  - Fu, Dennis, 3.27, 6.84
  - Full wave rectifier, 3.3
  - Full-power bandwidth, 6.138
    - definition, 1.65-66
  - Full-scale, definition, 6.125
  - Full-scale range, definition, 6.125
  - Fully decoded DAC, 6.9-11
    - current-output thermometer, simplest, diagram, 6.10
  - Fundamental frequency, 6.137
- ### G
- Gaalaas, Eric, 2.127
  - Gailus, Paul H., 6.114
  - Gain:
    - definition, 6.126
    - definitions, 1.15
    - SHA, 7.54
    - variation vs. DAC control word, graph, 8.139
  - Gain block, 2.5-6
  - Gain error, 5.13, 6.117
  - Gain tempco, definition, 6.123
  - Gain-bandwidth product:
    - definition, 1.67
    - not in CFB op amp, 1.17
    - op amp, 1.11
  - Gallium-arsenide diode, 4.6
  - Ganesan, A., 6.113
  - Garcia, Adolfo, 13.91, 13.92
  - Gardner, F.M., 4.73
  - Gas discharge tube, EMI protection, 11.35
  - Gated oscillator control:
    - buck regulator, output voltage waveform, 9.53
    - pulse burst modulation, 9.51-54
  - Gauss, magnetic flux density, 9.65
  - Gaussian distribution, 4.37
  - Gaussian filter, 4.71, 8.24
    - 6 dB:
      - design table, 8.52
      - response, 8.40
    - 12 dB:
      - design table, 8.51
      - response, 8.40
  - Gaussian modeled jitter, 13.25
  - Gaussian noise, 1.54, 6.146
    - source, 1.48

- Gaussian system, noise, 7.15
  - Gay, M.S., 2.115, 4.28
  - Geffe, P.R., 8.143
  - General impedance converter, block diagram, 8.68
  - General Instrument, Power Semiconductor Division, 9.80
  - Gerber files, 6.203, 12.4, 13.72, 13.86
  - Germano, Antonio, 13.92
  - Gilbert cell, 2.79-81, 4.15-16
    - disadvantages, 2.80, 4.16
    - four-quadrant, circuit, 2.80
  - Gilbert, Barrie, 2.79-80, 2.114, 2.115, 4.10, 4.15, 4.40
  - Gilbert, Roswell W., 6.84
  - Giles, James N., 6.80
  - Ginzton, Edward L., 1.80
  - Glitch:
    - code-dependent, 6.170
    - effect on spectral output, graph, 6.170
  - Glitch energy, 6.168
  - Glitch impulse area:
    - DAC, 6.168-169
    - net, DAC, calculation, 6.169
  - Goodall, W.M., 6.81
  - Goodenough, Frank, 3.28, 9.26
  - Goodman, D.J., 6.112
  - Gorbatenko, G.G., 6.82
  - Gordon, Bernard M., 6.81, 6.82, 6.83
  - Gorman, Christopher, 6.7
  - Gosser, Roy, 1.81, 2.3, 6.82, 7.63
  - Gosser, Royal A., 1.80, 2.114
  - Goto, E., 6.80
  - Gottlieb, Irving M., 9.78
  - Gowanda Electronics, 9.79
  - GPS navigation, using gyroscopes, 3.20
  - Graham, Martin, 12.51, 12.75
  - Grame, Jerald, 12.51, 12.82
  - Graphs:
    - data sheet, for op amp, 1.92
    - performance, op amp, 1.93
  - Gray bit, 6.60-61
  - Gray code, 5.12, 6.62-63
  - Gray, Frank, 5.20, 6.80
  - Gray, G.A., 6.175
  - Gray, J.R., 6.82, 7.63
  - Gray, Paul R., 1.81
  - Grift, Rob E.J. van der, 6.83
  - Gross, George F., Jr., 6.82
  - Ground, filter effectiveness reduction, 11.33-35
  - Ground isolation, 12.11-14
    - amplifier, 12.12
  - Ground loop, 12.9-11
    - circuit, 12.11
  - Ground noise, 12.9-11
    - in high frequency system, 12.71
  - Ground plane, 12.36, 12.56-59, 12.70
    - breaks, 12.73-74
    - circuit inductance, 12.73
    - low-impedance, 12.57
    - slit, and current flow, advantage, 12.59
  - Grounded-input histogram, 6.131-132
  - Grounding, 12.53-75
    - high frequency, 12.70-73
    - improper, 12.53
    - mixed-signal, confusion, 12.66
    - mixed-signal devices:
      - high digital currents, multcard system, 12.68-69
      - low digital currents, multcard system, 12.67-68
    - mixed-signal ICs, evaluation board, 12.66
    - PCB, 12.53-75
    - summary, 12.70
  - Grounding point, 12.63
  - Grounding system, source-to-load, 12.10
  - Group delay, filters, equations, 8.16
  - Guarding, PCB, 12.17
  - Gyroscope:
    - angular-rate-sensing, 3.19-26
    - applications, 3.19-20
    - axes of rotational sensitivity, 3.19
    - iMEMS angular-rate-sensing, 3.19-26
    - description, 3.19-20
    - mechanical schematic, 3.22
- ## H
- HAD-ADC-EVALA-SC, high speed FIFO system, 13.75
  - Hageman, Steve, 10.27
  - Halford, Phillip, 4.40
  - Hall effect, 3.6
    - applications, 3.6-7
    - magnetic sensor, 3.6-8
    - as rotational sensor, 3.7
  - Hall switch, 3.6
  - Hall voltage, 3.6
  - Handbook of Chemistry and Physics, 3.64, 3.68
  - Hard limiter, 6.144
  - Harmonic distortion:
    - DAC, 6.170
    - definition, 6.135-136
    - inadequate decoupling effects, 12.78- 79
  - Harmonic images calculator, spurs and SFDR, 13.52
  - Harmonic sampling, 5.28
  - Harmonics, converter, 13.23
  - Harrington, M.B., 3.28
  - Harris, Ted, 7.84
  - Harrison, R.M., 6.82
  - Hartley, R.V.L., 5.24, 5.32
  - Hauser, Max W., 6.112
  - Hayes, John, 13.92

## ■ BASIC LINEAR DESIGN

- Heat sink:
  - definition, 12.85
  - thermal resistance, case to ambient air, 12.85
- Heise, B., 6.113
- Henderson, K.W., 8.143
- Hendriks, Paul, 6.114
- Henning, H.H., 1.80, 5.20, 6.80, 6.82, 7.63
- Henry, J.L., 6.113
- Hensley, Mike, 6.83, 7.63
- Hexadecimal code, and binary, relationship, 5.3
- High mega-ohm resistor:
  - comparison chart, 8.112
  - table, 10.21
- High-side downconverter, 4.3
- High-side injection, 4.3
- High-speed clamping amplifier, 2.59-63
- High-speed logic, 12.43-48
  - isolator, transformer-coupled isolation, 2.40-42
  - PCB, 12.43-48
- Higher order loop, considerations, 6.98
- High-pass filter, 8.2, 8.13
  - definition, 8.56
  - transfer function, 8.8-9
- Hindi, David, 13.31, 13.91
- Hobbs, W., 13.31
- Hold mode, 6.48
- Hold mode droop, 7.58
- Hold mode settling time, SHA specification, 7.54
- Hold mode specification, SHA, 7.58-59
- Hold signal, definition, 6.173
- Hold time, timing specification, 6.177
- Hold-to-track transition specification, SHA, 7.59
- Horna, O.A., 6.82, 7.63
- HOS-100, FET input open-loop hybrid buffer amplifier, circuit, 2.1
- HP8561E, 4.68
- HP8562E, 4.68
- HP8563E, 4.68
- HSC-ADC-EVALA-DC, high speed FIFO system, 13.75
- HSpice, 13.1
- Huelsman, L.P., 8.143
- Hughes, Richard Smith, 2.115, 4.28
- Human body model, ESD, 11.12-13
- Hunt, W., 8.144
- Hurricane Electronics Lab, 9.79
- Hygroscopicity, PCB, 12.1
- Hysteresis, 6.44
  - application, circuit, 2.67
  - calculation, 2.68
  - comparator, 2.66
  - comparator response, 2.68
  - effects, graph, 2.67
  - fast comparator, 2.70
  - loss, 9.67
- Hysteretic current control, 9.51
- I**
- I/O Buffer Information Specification, see: IBIS
- I/V converter, 6.23-28
  - differential current-to-differential voltage conversion, 6.27-28
  - differential to single-ended conversion, 6.24-25
  - single-ended current-to-voltage conversion, 6.27
- IBIS model, advantage, 13.17
- Ice point junction, definition, 3.39
- Ichiki, H., 6.80
- i*Coupler technology:
  - air core technology, 2.45
  - chip scale transformers, 2.42
  - electromagnetic radiation, 2.46
  - isolation technology, 2.42-48
- Idle tone, considerations, 6.96-97
- IEC Standard 801-2, 11.24
- IEC Standard 801-4, 11.24
- IEEE Standard 1596-1992, 6.31
- IEEE Standard 1596.3, 6.31
- IEEE Standard C62.41, 11.24
- IF sampling, 5.28
- Ikeda, K., 6.80
- IMD:
  - 1 dB compression point, 6.143-145
  - definition, 1.61
  - intercept points, and gain compression, 1.62
  - products, graph, 1.61
  - second- and third-order:
    - graph, 6.141
    - intercept points, 6.143-145
    - third-order products, 1.61-63
- i*MEMS angular-rate-sensing gyroscope, 3.19- 26
- Immunity, definition, 11.30
- Impedance:
  - common ground, current, errors, 12.10
  - comparison, wire vs. ground plane, 11.26
  - controlled, 12.35
    - PCB traces, 12.36-37
  - definition, 10.3
  - EMI, 11.28
  - ferrite, 10.25
  - high circuit, noise, 12.30-32
  - input, definition, 6.126
  - microstrip transmission line, calculation, 12.38
  - op amp, 1.9
  - skin depths, shielding materials, table, 11.45
  - symmetric stripline, calculation, 12.40
- Implicit method, conversion by analog circuit, 2.84
- Impulse function, filter, 8.18
- Impulse response, related to filter order, 8.19
- In-amp, 2.7-28
  - bridge amplifier error budget amplifier, 2.28
  - CMR, 2.8-9, 2.23



- In-amp (cont)
  - CMR/gain/noise calculator, screen, 13.43
  - DC error sources, 2.22-25
  - DC errors RTI, table, 2.25
  - definitions, 2.7-8
  - error budget calculator, screen, 13.42
  - gain calculator, 13.43
  - generic, circuit, 2.7
  - input overvoltage considerations, 2.29
  - input overvoltage protection, 2.29
  - noise sources, 2.26-27
  - offset voltage model, 2.23
  - overvoltage, 11.1
  - precision closed-loop gain block, 2.7
  - precision single-supply composite, 2.15- 17
  - PSR, 2.24
  - subtractor or difference amplifier, 2.8- 11
  - three op amp:
    - advantages, 2.12
    - in-amp topology, 2.12-14
    - circuit, 2.12
  - two op amp in- amp topology, 2.18-21
- In-amp/op amp, functionality differences, 2.8
- In-band region, spectrum, 6.139
- In-band SFDR, 6.139
- Inductance:
  - mutual, 12.22-24
  - PCB, 12.21-34
  - stray, 12.21
  - wire and strip, calculations, 12.21
- Inductive coupling:
  - basic principles, 12.23
  - reduction, by proper signal routing and layout, 12.23
- Inductive loop, 12.72
- Inductive resistance, definition, 10.23
- Inductor, 10.23-27
  - basics, 10.23-24
  - calculations:
    - buck and boost regulators, 9.58-61
    - caveats, 9.58, 9.61
  - considerations, chart, 9.58
  - core materials, 9.68
  - definition, 10.23
  - energy transfer, 9.29
    - equations, 9.30
  - ferrite, 10.25
  - fundamentals, 9.28-30
    - graph, 9.29
  - manufacturers, 9.79
  - parasitic effects, 12.24-25
  - passive filter component, problems, 8.109-113
  - power loss, 9.67-68
    - chart, 9.68
  - Q, 12.25
  - self-resonant frequency, 9.69
  - in switching regulator, 9.57-69
  - synthetic, circuit, 10.24
- Inductor current:
  - core saturation, graph, 9.66-67
  - equations, switch, and diode voltage effects, 9.55
- Inductosyn:
  - diagram, 3.13-14
  - linear position sensor, 3.13-14
  - operation, like resolver, 3.14
  - rotary, 3.14
- Innovative Mixed-Signal Chipset Targets Hybrid-Fiber Coaxial Cable Modems, 4.50
- Inose, H., 6.112
- Input bias current, 1.38
  - In-amp, 2.23
  - compensation, 1.39-41
- Input capacitance:
  - large, 1.47
  - modulation:
    - compensation, 8.116
    - distortion, 8.116
    - filter distortion, 8.115-117
  - op amp, 1.43
- Input circuitry, comparator, 2.75-76
- Input common mode voltage range, op amp, 1.43
- Input impedance:
  - definition, 6.126
  - op amp, 1.42-43
- Input noise, and sampling clock jitter, DNL, SNR, and quantization noise, graph, 6.160
- Input offset current, 1.38
- Input overvoltage protection:
  - In-amp, 2.29
  - circuit, 1.28
- Input protection:
  - CMOS switch, using Schottky diode, 7.49
  - diode, overvoltage, 11.2
  - op amp, 1.77
- Input stage:
  - configuration, and overvoltage, 11.2-3
  - overvoltage, chart, 11.2
- Input voltage noise, sources, 2.26
- Input-referred noise:
  - definition, 6.126
  - effect on ADC grounded input histogram, 6.132
- Instrumentation amplifier, see also: In-amp
- Insulation resistance, capacitor, 10.10
- Integral linearity error, 6.117
  - measurement, graphs, 6.118
- Integral nonlinearity, distortion effect, 6.133-135
- Integrated Micro Electro Mechanical Systems, see: iMEMS
- Integrated VGA Aids Precise Gain Control, 4.40
- Integrating ADC, frequency response, graph, 6.74
- Integrator, diagram, 8.67
- Intentionally nonlinear DAC, 6.37-39
- Intercept point, log amp, 4.24
- Intercept voltage, 2.54
- Interconnection stability, resistor, 10.17
- Interconnects, and EMI, 11.27

## ■ BASIC LINEAR DESIGN

Interface, data sheet, 6.199-200

Interference:

EMI:

  circuit/system immunity, 11.27-28

  conduction/radiation, 11.27

  emission, 11.27

  internal, 11.28

  susceptibility, 11.27-28

  frequency bands, separation, 11.32

Intermodulation distortion, see: IMD

Internal aperture jitter, 12.64

Internal SHA, for IC ADC, 7.59-62

International Rectifier, 9.79, 9.80

Interpolating DAC, 6.33-35

Interpolating TxDAC, 6.33-35

Interpolation, 4.35

  in flash converter, 6.51

Intersymbol distortion, DAC, 6.11

An Introduction to the Imaging CCD Array,  
3.68

Inverse Chebyshev filter, 8.27-28

Inverse function, generation, circuit, 2.82

Inverting mode guard, circuit, 12.16

Isolated switching regulator:

  forward topology, circuit, 9.46

  topologies, 9.45-46

Isolation amplifier, 2.33-38

  AD210 3-port isolator, 2.34-35

  analog isolation techniques, 2.33-34

Isolation amplifier (cont)

  capacitive coupling, 2.33

  motor control, 2.35-36

  optional noise reduction post filter,  
  2.36

  two-port isolator, 2.36-37

Isolation barrier, 2.33

Isothermal block, for thermocouple

  terminated leads, 3.41

### J

J-K Flip-Flop, in PLL synthesizer, 4.54

Jager, F. de, 6.112

Jantzi, S.A., 6.114

Jitter:

  data converter modeling, 13.24-25

  Gaussian modeled, 13.25

  sources, 13.24-25

  vs. SNR vs. input frequency, graph, 13.24

Jitter Reduction in DDS Clock Generator

Systems, 4.50

Johnson noise, 1.57-58, 5.11

  definition, 1.49

  resistor, 1.55

Johnson, Howard W., 12.51, 12.75

Jung, W., 8.144

Jung, Walt, 1.79, 6.84, 7.21, 9.78, 10.27,

  12.82, 12.96

Jung, Walter G., 1.79, 1.81, 6.175

### K

Kaiser, Harold R., 6.81

Kaufman, M., 1.81

Kautz, W.H., 8.143

Kelp, Jeff, 7.84

Kelvin connection, 3.48-49, 3.52

Kelvin DAC, and digital potentiometer, 6.8

Kelvin divider, 6.4-5, 6.9

  drawback, 6.4

  low glitch architecture, 6.4

  thermometer DAC, diagram, 6.5

  variation, 6.5-7

Kelvin feedback, 12.7

Kelvin sensing, 9.25

  circuit, 7.14

Kelvin-Varley divider, 6.5-7

Kemet Electronics, 9.79

KEMET T491C, tantalum capacitor, 9.18

Kerr, Richard J., 4.73

Kester, Walt, 1.79-82, 3.64, 3.68, 6.80,  
  6.176, 12.51, 12.75, 12.82, 12.96, 13.31

Kettle, P., 3.27-28

Key, E.L., 8.72, 8.143

Kimmel Gerke Associates, 11.23

Kimmel-Gerke, 11.26, 11.32

Kinniment pipelined ADC architecture, 6.57

Kinniment, D.J., 6.82, 7.63

Kirchoff's Law, 8.5, 12.7-8, 12.22

Kitchin, C., 2.114

Kitchin, Charles, 2.115

Kitsopoulos, S.C., 6.82, 7.63

Kiyomo, T., 6.80

Klonowski, Paul, 6.84

Koch, R., 6.113

Kool  $\mu$ , inductor core, 9.68

Kovacs, Gregory T.A., 9.26

Kroupa, Venceslav, 4.50

Kwan, Tom W., 6.113

### L

Lane, Chuck, 6.81

Laplace transform, 8.18

Laser trimming, 1.34-35

Latch-enable to output delay, comparator, 2.70

Latency, data converter modeling, 13.25

LCR latchup, protection, using trench-isolation,  
  7.50

LDO linear regulator, 9.92

LDO pre-regulator, 7.15

LDO regulator, 9.9-12

  dominant pole, 9.11

  ESR zones, 9.11-12

  traditional architecture, 9.9-10

Leaded ferrite bead, 10.25

Leakage:

  filter, RFI, 11.31

  resistance, in PCB, 12.17

Leakage current, output, definition, 6.126

Least significant bit, 5.2, 5.11

- Lee, Seri, 12.96
- Lee, Stephen, 4.40
- Lee, Wai Laing, 6.113
- Lee, W.L., 6.113
- Leeson, D.B., 4.74
- Leeson's equation, noise in VCO, 4.62
- Lenk, John D., 9.78
- Lewis, Stephen H., 6.82
- LH0033, 2.1
- Li, Alan, 9.26
- Lindsmith, John L., 6.84
- Line driver, 2.101
- Line receiver, with 4-resistor differential amplifier, circuit, 2.102
- Line sensitivity, voltage reference, 7.14-15
- Line termination, PCB trace, 11.40
- Linear circuit, 2.1-115
  - analog multiplier, 2.77-82
  - audio amplifier, 2.95-105
  - auto-zero amplifier, 2.119-113
  - buffer amplifier, 2.1-4
  - comparator, 2.65-76
  - differential amplifier, 2.31-32
  - digital isolation techniques, 2.39-48
  - gain block, 2.5-6
  - high speed clamping amplifier, 2.59-63
  - instrumentation amplifier, 2.2-29
  - isolation amplifier, 2.33-38
  - logarithmic amplifiers, 2.53-57
  - PGA, 2.87-94
  - RMS to DC converter, 2.83-86
- Linear phase with equiripple error, filter design, 8.134
- Linear phase filter:
  - equiripple error of  $0.05^\circ$ , 8.38
  - design table, 8.49
  - equiripple error of  $0.5^\circ$ , 8.39
  - design table, 8.50
  - with equiripple error, 8.24
- Linear PLL, 4.52
- Linear settling time, DAC settling time, 6.167
- Linear variable differential transformer, see: LVDT
- Linear voltage regulator:
  - any CAP LDO regulators, 9.13
  - basic 5 V/1 A LDO controller, 9.21
  - basic three terminal regulator, circuit, 9.3
  - basics, 9.3-5
  - block diagram, 9.4
  - controller differences, 9.20-21
  - design:
    - and AC performance, 9.15
    - and DC performance, 9.13-15
  - dropout voltage, 9.5
  - LDO architecture, 9.9-12
  - LDO thermal considerations, 9.17-19
  - pass device:
    - circuits, 9.6
- Linear voltage regulator (cont)
  - comparisons, 9.6
  - selection, 9.22
  - tradeoffs, 9.5-9
  - pole splitting, 9.15-16
  - power management, 9.3-25
  - sensing resistors for LDO controllers, 9.23-25
  - thermal design, 9.23
- Linear-in-dB Variable Gain Amplifier
- Provides True rms Power Measurements, 4.40
- Linearity error:
  - differential, 5.13, 6.117
  - integral, 5.13, 6.117
  - measurement methods, 5.14
- Linearity tempco, definition, 6.123
- Link trimming, 1.35
- Liu, Bill Yang, 2.124
- LM309, fixed 5 V/1 A three terminal regulator, schematic, 9.7
- LM317, adjustable three terminal regulator, schematic, 9.8
- Load cell, 3.93-95
- Load, large capacitive, stable reference, circuit and graph, 7.18
- Load sensitivity, voltage reference, 7.14
- Local high frequency bypass/decoupling, 12.77-80
- Local high frequency supply filter, decoupling, circuits, 12.78
- Log amp, 2.53-57
  - basic:
    - graph, 2.55
  - multi-stage:
    - architecture, 4.21
    - response (unipolar), 4.22
  - detecting, graph, 2.55
  - diode/op amp, circuit, 2.56
  - negative input, 2.54
  - RF/IF circuit, 4.21-28
  - specifications, 4.24
  - transfer function, graph, 2.54
  - transistor/op amp, circuit, 2.56
  - true, graph, 2.55
  - waveform, log response, 4.26
- Log linearity, log amp, 4.24
- Log video, 2.56
  - graph, 2.55
- Log-Ratio Amplifier Has Six-Decade Dynamic Range, 4.28
- Logarithmic accuracy, definition, 6.123
- Logarithmic amplifier, see: Log amp
- Logarithmic converter, or log amp, 2.53-57
- Logarithmic video, 2.56
- LOGDAC, 17-bit voltage-mode R-2R DAC, 6.38-39
- Logic, high-speed, 12.43-48
- Logic high level, timing specification, 6.177

## ■ BASIC LINEAR DESIGN

- Logic low level, timing specification, 6.177
- Lohman, R.D., 6.80
- Long-term drift, op amp, 1.33
- Looney, Mark, 13.31
- Loop, 12.9-11
- Loop bandwidth, in VCO, 4.66
- Loop filter, in PLL, 4.52
- Loop gain:
  - and frequency, filter response, 8.117
  - op amp, definition, 1.15
- Low dropout, see: LDO
- Low ESR electrolytic capacitor, 2.24
- Low inductance ceramic capacitor, 2.24
- Low noise reference, high resolution converter, 7.19-20
- Low-pass filter, 13.64
- Low power:
  - definition, 1.45
  - op amp, 1.25-26
- Low voltage differential signaling, see: LVDS
- Low-side downconverter, 4.3
- Low-side injection, 4.3
- Low-pass filter, 8.2, 8.13
  - elliptical function, 8.58
  - integrator in modulator, 6.93
- Low-pass filter (cont)
  - peaking, vs. Q, 8.8
- Low-pass prototype, 8.8
- LPKF Laser & Electronics, 13.91, 13.92
- Lucey, D.J., 3.28
- LVDS, 12.49-50
  - current output technology, 6.32
  - driver and receiver, circuit, 12.49
  - high-performance ADC, outputs, 12.50
  - logic, 5.2
  - output levels, diagram, 6.31
  - reduced EMI, 12.50
  - specifications, 6.31
  - vs. ECL, 12.49
- LVDT, 3.1-6
  - advantages, 3.2
  - definition, 3.1
  - diagram, 3.1
  - half-bridge, diagram, 3.5
  - improved, diagram, 3.2
  - signal conditioning circuit, 3.2
- Lyne, Niall, 3.28, 11.51
- M**
- McClaning, Kevin, 6.175
- McDaniel, Wharton, 9.26
- Machine model:
  - ESD, 11.12-13
  - worst-case, 11.13
- Machine tools, using resolvers and synchros, 6.76
- Macromodel, differences from micromodel, 13.4-5
- MagAMP, 6.59
  - 3-bit folding ADC:
    - block diagram, 6.61
    - input and residue waveforms, 6.61
  - advantages, 6.63
  - current-steering gain-of-two folding stage, diagram, 6.62
- Magnetic field:
  - lines, 12.72
  - shielding, 12.24
- Magnetic flux density, vs. inductor current, graph, 9.66
- Magnetics, 9.79
- Magnetism, fundamental theory, 9.65
- Magnetization current, 9.46
- Magnetizing inductance, 9.46
- Magnitude amplifier, 6.59
- Mangelsdorf, Christopher W., 6.80, 6.175
- Mark, W., 12.51
- Marsh, Dick, 9.78, 10.27
- Martin, Steve, 6.84
- MASH sigma-delta ADC, block diagram, 6.102
- MASH sigma-delta converter, 6.101-102
- Matsuya, Y., 6.113
- Matsuzawa, A., 6.175
- Maximally flat delay with Chebyshev stopband filter, 8.27
- MDAC, 6.17-20
  - as variable gain amplifier, 6.18
- Meacham, L.A., 6.81, 7.63
- Medical equipment, EMC, 11.24
- Melsa, James L., 1.80, 1.81
- Metal film resistor:
  - burn-in period, 10.20
  - comparison chart, 8.112
  - table, 10.21
- Metal foil resistor, table, 10.21
- Metal-oxide varistor, EMI protection, 11.35
- Metastability, 6.164
- Metastable comparator output, error codes, diagram, 6.165
- Metastable states, ADC, 6.163-166
- Meyer, Robert G., 1.81
- MF Electronics, 12.64
- Mica capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Micromodel, differences from macromodel, 13.4-5
- Microphonics, in capacitors, 8.111
- Micropower:
  - definition, 1.45
  - op amp, 1.25-26
- Microprocessor temperature monitoring, 3.61- 63
- Microstrip:
  - PCB layout, for two pairs of LVDS signals, 12.50
  - PCB transmission line, 12.35, 12.38
- Mid-scale glitch, DAC, graph, 6.169
- Mierlo, S. van, 6.112

- MIL-STD-461, 11.24
- MIL-STD-883 Method 3015, Electrostatic Discharge Sensitivity Classification, 11.13, 11.17, 11.51
  - classifying and marking ICs, 11.17
- Military equipment, EMC, 11.24
- Miller capacitance, 2.57
- Miller, Stewart E., 1.80
- Mini-Mount prototyping board, 13.85
- MINIDIP, sample guard layout, 12.17-18
- Minimum pass-band attenuation, 8.2
- Missing code, 6.120-122
  - subranging ADC, 6.53
- Missing codes, in ADC, 5.16
- Mixed-signal devices, grounding, 12.53
- Mixed-signal grounding, confusion, 12.66
- Mixed-signal IC, grounding and decoupling, using low digital currents, 12.60-61
- Mixer:
  - active, advantages, 4.7
  - high performance, diode-ring, 4.6
  - high level, 4.11
  - mixing process, 4.3
- Mixer (cont.)
  - RF/IF circuit, 4.3-10
  - switching:
    - diagram, 4.4
    - ideal, inputs and output, diagram, 4.5
    - output spectrum, diagram, 4.6
- Model accuracy, 13.3
- Model verification, 13.3
- Modulator:
  - balanced, 4.11
  - doubly-balanced, 4.11
  - RF/IF circuit, 4.11
    - definition, 4.11
    - sign-changer, 4.11
- Moghim, Reza, 2.114
- Moghim, Rhea, 4.28
- Molypermalloy, inductor core, 9.68
- Monolithic ceramic (high K) capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Monte Carlo analysis, 13.64
  - Spice option, 13.16
- Montrose, Mark, 12.52, 12.75
- Morajkar, Rajeev, 2.124
- Moreland, Carl, 6.83, 7.63
- Moreland, Carl W., 6.83
- Morrison, Ralph, 3.68, 11.50, 12.51, 12.75
- Morrow, P., 2.124
- MOSFET, manufacturers, 9.79
- MOSFET switch, in voltage converter, 9.87
- MOSFET transistor:
  - in analog switch, 7.24
  - bilateral, voltage controlled resistance, 7.24
  - on resistance vs. signal voltage, graph, 7.24
- Most significant bit, 5.2
- Motchenbacher, C.D., 12.51, 12.75, 12.82
- Motion, two-dimensional, 3.21-23
- Motorola MC1496, mixer, 4.7
- Motorola Semiconductor, 9.79, 9.80
- MQE520-1880, Murata VCO, 4.67
- Mu-metal, 12.24
- Multitone SFDR, 6.142
- Multilayer ceramic chip-cap, 9.74
- Multiple feedback filter, 8.75-76
  - Band-pass:
    - circuit, 8.118
    - design equations, 8.94
    - diagram, 8.76
  - high-pass, design equations, 8.93
  - implementation, circuit, 8.124
  - low-pass:
    - design equations, 8.92
    - diagram, 8.75
- Multiple feedback topology, 8.130
- Multiple ground pins, PCB, 12.3
- Multiplexer:
  - analog, 7.23-50
- Multiplexer (cont.)
  - parasitic latchup, 7.47-50
  - settling time:
    - calculator, 13.38
    - circuit and equations, 7.34
    - video, 7.42-44
- Multiplexing, charge coupling, dynamic settling time transient, circuit, 7.32
- Multiplication:
  - four-quadrant operation, 2.77
  - using log amps, 4.14
- Multiplier:
  - analog, 4.13-20
    - definition, 2.77
  - block diagram, 2.77
  - definition, 4.13
  - input/output relationships, table, 2.77
  - mathematical, 4.4
  - in op amp feedback loop, uses, 2.82
  - quadrants, definition, 4.13
  - simple, circuit, 2.79
  - transconductance, basic, circuit diagram, 4.15
  - translinear, four-quadrant, circuit diagram, 4.17
    - using log amps, diagrams, 2.78
- Multiplying DAC, 6.17-20
  - as variable gain amplifier, 6.18
- Multistage filter, and RFI, 11.32
- Multistage noise shaping, see: MASH
- Murakami, J., 6.112
- Muranyi, A., 13.31
- Murden, Frank, 6.82, 6.83, 7.63
- Murphy, Troy, 13.92
- Murray, Aengus, 3.27-28
- Mutual inductance, 12.22-24
  - and coupling, within signal cabling, 12.24

## ■ BASIC LINEAR DESIGN

### N

- Nagel, L.W., 13.31, 13.91
- Narrow-band filter:
  - as notch filter, 8.59
  - pole frequencies, 8.60
  - power line frequency (hum) elimination, 8.60
- Nash, Eamon, 4.40
- NDP6020P (Fairchild), 9.21-23
- NDP6020P/NDB6020P P-Channel Logic Level Enhancement Mode Field Effect Transistor, 9.26
- Neelands, Lewis J., 6.84
- Negative feedback, op amp input, 2.76
- Negative temperature coefficient, see: NTC
- Nielsen, Karsten, 2.124
- Nelson, David A., 1.80
- Neper frequency, 8.5
- Newman, Eric, 4.40
- Newton, A.R., 13.31, 13.91
- Nguyen, Khiem, 6.113
- Nicholas, Henry T., III, 4.73
- Nishimura, Naoki, 2.125
- Noise:
  - in ADC with SHA, 6.131
  - bandwidth:
    - and 3-dB bandwidth, Butterworth filter, table, 6.150
    - filter, 6.150
    - op amp, 1.48
  - calculation, 13.55
  - capacitive, 12.28-29
  - comparison, precision amps vs. chopper-stabilized amps, 2.123
  - conducted, 9.28
  - dominant source, input impedance, 1.50
  - equivalent input referred, 6.131-132
  - excess, resistor, 10.21-22
  - gain, 1.57
    - and closed-loop bandwidth, 1.68
    - op amp, 1.10, 1.14-15
    - circuits, 1.15
  - gate, 2.96
  - index, resistor, 10.22
  - log amp, 4.24
  - model, in-amp, 2.26
  - op amp, 1.47
  - peak-to-peak, 6.132
  - quantization, 6.37
  - radiated, 9.28
  - reduction pin, in buried zener reference, 7.15
  - referred to the input, 1.55
  - SHA, 7.54
  - sources:
    - in-amp, 2.26-27
    - sum, 1.49
  - spectral density, function of frequency, 1.53
  - uncorrelated, 2.26
  - voltage reference, 7.15-16
- Noise factor, 6.148-155
- Noise figure, 6.148-155
  - for ADC:
    - from SNR, sampling rate, and input power, calculation, 6.152
    - using RF transformers, 6.154
  - cascaded, using Friis equation, 6.154
  - op amp, 1.48
- Noise model:
  - design considerations, 13.10-11
  - pole/zero cell impedance reduction, 13.10
  - Spice, components, circuit, 13.11
- Noise/power ratio, 6.146-148
  - measurements, 6.146
  - theoretical maximum, for 8-bit to 16-bit ADCs, 6.148
- Noise-free code resolution, 6.132-133
  - calculation from input-referred noise, 6.133
  - definition, 6.126
- Noise-gain manipulation, op amp circuit, circuits, 13.36
- Nonideal 3-bit ADC, transfer function, 5.15
- Nonideal 3-bit DAC, transfer function, 5.15
- Noninverting mode guard, circuit, 12.16
- Nonmonotonic ADC:
  - missing code, 5.17
  - graph, 6.120
- Nonmonotonic DAC, 5.16, 6.119
- Nonsampling ADC, input frequency limitations, 5.22
- Nonlinear phase, filter, effects, 8.16-17
- Nonlinearity:
  - definition, 2.22
  - error, resistor, 10.16
  - SHA, 7.54
- Norsworth, S.R., 2.124
- North Carolina State University, 13.32
- Notch filter, 8.2, 8.13
  - construction, 8.59
  - definition, 8.10-12
  - high-pass, 8.11
  - low-pass, 8.11
    - as narrow-band filter, 8.59
  - phase response, graph, 8.15
  - standard, 8.11
  - transfer function, 8.11
  - width vs. frequency, 8.12
- NPO ceramic capacitor:
  - characteristics, 10.5-6
  - comparison chart, 8.113
- Nulling amplifier, 2.123
- Nulling stage, 2.120
- Number, 5.2
- Numerically Controlled Oscillator, see: NCO
- Nyquist band, 6.90
- Nyquist bandwidth, 4.41, 4.46-47, 5.25-26, 6.138, 6.151, 6.172
- Nyquist conditions, 6.153

- Nyquist criteria, 4.45, 5.24-26, 5.29
  - aliasing, 5.24
  - sampling frequency requirements, 5.24
- Nyquist criterion, 6.91
- Nyquist frequency, 4.45, 5.26, 6.36, 8.3, 8.121, 13.48, 13.52
- Nyquist rate, 6.86
- Nyquist zone, 5.25-26, 5.28, 5.29-31, 6.145-146, 6.205, 13.50, 13.52
  - undersampling and frequency translation, 5.28-29
- Nyquist, H., 5.32
- Nyquist, Harry, mathematical basis of sampling, 5.24
  
- O**
- O'Brien, Paul, 4.73
- Octave, definition, 1.30
- Oersted, magnetic field strength, 9.65
- Offset:
  - DAC control, circuits, 1.37
  - servo control, circuits, 1.37
  - SHA, 7.54
- Offset adjustment pins, circuit, 1.34
- Offset binary code, 4-bit converter, 5.6-7
- Offset code, 5.12
- Offset current, specification, 1.40
- Offset error, 5.13, 6.117
- Offset step, definition, 6.173
- Offset tempco, definition, 6.124
- Offset voltage:
  - aging, 1.33
  - correction, 1.34
  - minimizing, 1.41-42
  - model, in-amp, 2.23
  - op amp, 1.33
  - drift, 1.33
- Ohm's law, 8.5
  - and error in conductor, 12.6
- Oliver, Bernard M., 6.83
- Oliver, B.M., 6.175
- Olshausen, Richard, 6.84
- Omega Temperature Measurement Handbook, 3.64
- Online tools and wizards:
  - configuration assistants, 13.46-58
  - design wizards, 13.58-67
  - simple calculators, 13.33-45, 13.33-68
- 0.1 dB gain flatness, 1.67
- 1-band-pass notch filter:
  - diagrams, 8.85
  - inverting and non-inverting, 8.85
- 1 dB compression point, definition, 1.63, 6.143-144
- 1/F corner frequency, 1.51
- 1/F noise:
  - bandwidth, 1.51
  - op amp, 51-52
- 1N821, temperature-compensated zener reference, 7.3
- Offset Voltage (cont)
  - 1N829, temperature-compensated zener reference, 7.3
  - 1N5712, Schottky diode, 2.63
  - 1N5818, Schottky diode, low forward drop, 9.54
- Ones complement code, 4-bit converter, 5.6, 5.8
- Ones-density, 6.92
- Op amp, 1.1-99
  - ac specifications:
    - 1/f noise, 1.51-52
    - 1dB compression point, 1.63
    - 3 dB small signal bandwidth, 1.66
    - absolute maximum rating, 1.76-78
    - bandwidth for 0.1dB flatness, 1.66-67
    - CFB frequency dependence, 1.68-69
    - CFB model, 1.17-28
    - channel separation, 1.75
    - CMRR, 1.71
    - current noise, 1.49
    - differential gain, 1.73-74
    - differential phase, 1.75
    - distortion, 1.60
    - ENOB, 1.63
    - full power bandwidth, 1.65-66
    - gain-bandwidth product, 1.67
    - intercept points, third and second order, 1.61-63
    - intermodulation distortion, 1.61
    - noise, 1.47
      - bandwidth, 1.47
      - figure, 1.48
      - flicker, 1.51-52
      - rms, 1.53-54
      - total, 1.49-51
      - total output, 1.55-59
    - phase margin, 1.70-71
    - phase reversal, 1.75
    - popcorn noise, 1.52-53
    - PSRR, 1.72-73
    - rise time and fall time, 1.70
    - settling time, 1.69-70
    - SFDR, 1.64
    - slew rate, 1.64-65
    - SNR, 1.63
    - THD + N, 1.60
    - THD, 1.60
    - voltage noise, 1.47
  - basic operation, 1.4-5
  - capacitive load:
    - circuit stabilizing, 13.35-36
    - noise-gain manipulation, 13.36
    - out-of-loop compensation, 13.36
  - choices, 1.95-99
    - determining parameters, 1.95
    - prioritizing parameters, 1.96
    - selecting the part, 1.96-99
  - comparator, 2.71
    - CMOS driver, 2.74
    - driving ECL logic, circuit, 2.73

- Op amp (cont)
  - driving TTL or CMOS logic, circuit, 2.73
  - data sheets, 1.83-94
  - DC specifications, 1.30-46
    - compensating for bias current, 1.39-40
    - correction for offset voltage, 1.34
    - differential input voltage, 1.44
    - DigiTrim technology, 1.34-35
    - drift with time, 1.33
    - external trim, 1.36-37
    - input bias current, 1.38
    - input capacitance, 1.43
    - input common mode voltage range, 1.43
    - input impedance, 1.42-43
      - input offset current, 1.38
    - offset voltage, 1.33
      - drift, 1.33
    - open-loop gain, 1.30-32
    - open-loop transresistance, 1.32-33
    - output current, 1.47-48
    - output voltage swing, 1.45
    - quiescent current, 1.44-45
    - short circuit current, 1.47-48
    - supply voltages, 1.44
    - total offset error calculation, 1.41-42
  - error budget calculator, screen, 13.40
  - filter element, limitations, 8.114-115
  - gain, definition, 1.10
  - ideal, attributes, 1.4
  - impedance, and filter response, 8.117
  - input structure, protection, circuit, 2.75
  - inverting:
    - circuit, 1.5
    - gain, 1.7
  - negative feedback, 1.8
  - noninverting:
    - circuit, 1.6
    - gain, 1.8
  - open-loop gain, 1.30-32
  - open-loop response, 13.64
  - operation, 1.3-28
  - overvoltage, 11.1
  - parameters, 1.95-96
  - processes, bipolar transistors, 1.26
  - selection, 1.96-99
  - settling time, definition, 1.69-70
  - single-supply, input overvoltage and output voltage phase reversal, protection, circuit, 11.7
  - specifications, 1.29-82
    - ac, 1.47-78
    - dc, 1.30-46
      - topology dependent, 1.29
  - stability tool, screen, 13.37
  - standard symbol, 1.3
  - standard topology, 1.20
  - VFB model, 1.3-16
    - characteristics, 1.3-4
  - voltage phase reversal, 11.4
- Op Amps Combine Superb DC Precision and Fast Settling, 1.80
- OP07, bias-compensated op amp, 2.75
- OP90:
  - DC precision amplifier:
    - Bode plot, 8.120
    - Q-enhancement effects, 8.119
- OP177:
  - CMRR, graph, 1.71
  - Load Cell amplifier, 3.96
    - Diagram, 3.96
  - Strain gage sensor, 3.95
    - Diagram, 3.95
  - Single supply load cell amplifier, 3.97
    - Diagram, 3.97
  - precision op amp, 10.19
- OP213:
  - low-drift low-noise amplifier, 2.91
  - noise in 0.1 Hz to 10 Hz bandwidth:
    - graph, 1.52
    - peak-to-peak, 1.54
  - Single supply load cell amplifier, 3.97
    - Diagram, 3.97
- OP284, dual IC op amp, 2.18
- OP291, rail-to-rail input/output op amp, circuit, 11.7
- OP297, dual IC op amp, 2.18
- OPX91 family:
  - input stage, circuit, 11.5
  - rail-to-rail input/output op amp, 11.5
    - overvoltage protection, graph, 11.6
- OP1177/OP2177/OP4177, precision op amp, 1.83-84, 1.93
- Open-loop modulation, block diagram, 4.71
- Open-loop nonlinearity, graph, 1.31
- Open-loop gain, 6.62
  - Bode plot, 1.9
  - CFB op amp, graph, 1.32
  - graph, 1.30
  - op amp, 1.9, 1.30-32
- Openings, EMI, 11.29
- Optical measurements, 5.2
- Optocoupler:
  - architecture, 2.40
  - for digital isolation, 2.39-40
  - typical, 2.39
- Optoelectronics Data Book, 3.68
- Optoisolator, 2.33, 3.56
  - see also: Optocoupler
- Order, filter, 8.2
- Ordering guide:
  - data sheet, example, 6.190
  - for op amp, 1.92
- OS-CON, electrolytic capacitor, 9.75
- OS-CON Aluminum Electrolytic Capacitor 93/94 Technical Book, 9.78, 10.27
- OS-CON electrolytic capacitor, 9.21, 9.72
  - characteristics, 10.4-5
  - impedance characteristics, 10.7



- Oscillation, op amp, 1.11
  - Oscillator system:
    - long-term frequency stability, 4.60
    - noise, 4.60
    - phase noise, 4.60
    - short-term stability, 4.60
  - Ott, Henry, 10.27, 11.50
  - Ott, Henry W., 3.68, 12.51, 12.75, 12.82
  - Out of range message, 13.39, 13.43, 13.55
  - Out-of-band region, spectrum, 6.139
  - Out-of-band SFDR, 6.139
  - Output current, op amp, 1.45-46
  - Output impedance, load sensitivity, 7.14
  - Output latch, effects, 2.70
  - Output leakage current, definition, 6.126
  - Output propagation delay, definition, 6.126
  - Output ripple current, 9.76
  - Output stage, op amp, 1.22
  - Output voltage ripple, 9.70, 9.82
  - Output voltage tolerance, definition, 6.126
  - Overdrive, effects on op amp input, 1.27-28
  - Overlap bits, 6.54
  - Overload, definition, 6.126
  - Overrange, overvoltage, definition, 6.126
  - Oversampling, 5.27, 6.90, 6.205
    - ADC noise figure, 6.153
    - filter requirements, 6.33
      - graphs, 6.34
      - ratio, 6.90
  - Overshoot, 1.65
    - filter, 8.19
  - Overvoltage:
    - amplifier input stage, 11.1-4
    - analog circuit, 11.1-51
    - effects, 11.1-9, 11.3
    - op amp, 1.76
      - protection, 1.77
      - worst-case condition, 11.4
  - Overvoltage overrange, definition, 6.126
  - Overvoltage recovery time:
    - definition, 6.126, 6.163
    - graph, 6.163
- P**
- Package dimension drawing, op amp, 1.94
  - PADS Software, 13.91, 13.92
  - Pallas-Areny, Ramon, 3.27, 3.64
  - Palmer, Wyn, 1.80
  - Panasonic, 9.79
  - Parallel ADCs, 6.50-51
  - Parametric search, data sheet, example, 6.211
  - Parasitic capacitance, 12.30-32
    - analog switch, 7.37
    - filter, 8.111
    - op amp, 1.7
  - Parasitic component, CMOS switch, 7.28
  - Parasitic coupling, 13.89
  - Parasitic effect, 2.123
    - in inductor, 12.24-25
  - Parasitic inductance, 11.26
  - Parasitic latch-up, 1.27
  - Parasitic SCR, in CMOS switch, 7.47
  - Parasitic thermocouple, 10.18
  - Parasitics:
    - capacitor, 10.10, 10.13-14
    - PCB, 13.14-16
    - pin socket, 13.88
  - Partitioning, PCB, 12.3-4
  - Parzefall, F., 6.113
  - Pass device:
    - comparisons, 9.6
    - Darlington NPN, 9.6
    - PMOS, 9.6
    - PNP/NPN, 9.6
    - single NPN, 9.6
    - single PNP, 9.6
  - Pass-band filter, 8.1-2
  - Pass-band ripple, 8.2
  - Passive component, 10.1-28
    - capacitor, 10.3-14
    - EMI protection, 11.25-29
    - filter construction:
      - circuit analysis, 8.109-110
      - parasitic capacitance, 8.11
      - problems, 8.109-113
      - temperature effects, 8.110
    - inductor, 10.23-27
    - potentiometer, 10.15-22
    - resistor, 10.15-22
  - Passive filter:
    - impedances, 8.66
    - normalized implementation, circuit, 8.122
  - Passive LC section, passive blocks, 8.65-66
  - Pattavina, Jeffrey S., 12.51, 12.82
  - PCB:
    - copper, resistance, calculation, 12.5-6
    - decoupling, 12.77-82
    - design:
      - considerations, 12.1-96
      - and EMI, 11.41
    - dynamic effects, 12.19-20
    - embedding, 11.39
    - EMI protection, 11.37-42
    - grounding, 12.53-75
    - guard, implementing, 12.17
    - guard pattern:
      - using MINIDIP package, 12.18
      - using SOIC package, 12.18-19
    - hook, 12.20
    - hygroscopicity, 12.1
    - impedance, calculation, 11.41
    - inductance, 12.21-34
    - layout, analog/digital circuit
      - partitioning, layout, 12.4
    - multilayer, embedding traces, 12.42
    - partitioning, 12.3-4
      - for EMI protection, 11.39
    - static effects, 12.15-17

## ■ BASIC LINEAR DESIGN

- PCB (cont)
  - thermal management, 12.83-96
  - trace spacing, diagram, 6.32
  - traces, 12.5-52
    - termination, rule, 12.43
  - track length, maximum, calculation, 12.44
- PCM, voiceband digitization, 6.37
- Peak clipping, 6.86
- Peak detector, using SHA, 7.51
- Peak glitch, 6.168
- Peak spurious spectral content, 6.138
- Peak-to-peak noise, specification, 1.54
- Pease, Bob, 13.83
- Pease, Robert A., 13.91, 13.92
- Pederson, D.O., 13.31, 13.91
- Pedestal error, SHA specification, 7.54
- Performance graph, data sheet, example, 6.194-197
- Permeability, ferromagnetic core, 9.65
- Peterson, E., 6.81, 7.63
- Peterson, J., 6.81
- PFD chargepump, output current pulses, 4.69
- PGA, 2.87-94
  - alternate configuration:
    - circuit, 2.89
    - minimizing on-resistance, circuit, 7.39
  - caveats, circuit, 2.88
  - definition, 2.87
  - diagram, 2.87
  - noninverting circuit, 2.92
  - poor design, using CMOS switches, circuit, 7.39
  - single-supply in-amp, circuit, 2.93
  - very low noise, circuit, 2.90
  - within sigma-delta ADC, circuit, 2.94
- Phase accumulator, 4.42
- Phase detector, in PLL, 4.52
- Phase-locked loop, see: PLL
- Phase margin:
  - op amp, 1.13, 1.70-71
  - op amp circuit, 13.35
- Phase noise:
  - definition, 4.67
  - free-running and PLL-connected VCO, 4.66
  - measurement, 4.67-69
    - with spectrum analyzer, 4.68
  - in oscillator, 4.60
  - phasor representation, 4.61
  - in VCO, 4.61
    - closing the loop, 4.64-66
    - minimizing, 4.63
- Phase response:
  - filters, equations, 8.14-16
  - and inadequate decoupling, 12.79
  - notch filter, graph, 8.15
  - vs. frequency, graph, 8.15
- Phase reversal:
  - with JFET input amplifier, 11.4
  - op amp, 1.25
- Phase reversal (cont)
  - and input common mode, 1.75
- Phase shift, filter, 8.12
- Phase-frequency detector, in PLL synthesizer, 4.53
- Phase-Locked Loop Design Fundamentals, 4.73
- Photodiode 1991 Catalog, 3.68
- Photodiode, 1.17
  - error budget analysis tool, 13.55
  - screen, 13.56-57
- Photodiode amp, input capacitance, 1.43
- Photodiode wizard, 13.58-60
  - amplifier solution, 13.59-60
  - parametric values, 13.58
  - screens, 13.58-60
- Photolithography, 6.47
- Photosite, in CCD, 3.65
- Pierce, J.R., 6.175
- Pilot tube, 3.95-96
- Pin description, data sheet, example, 6.191- 192
- Pin socket, 12.58, 13.87-88
  - diagram, 13.88
- Ping-pong DAC, 6.29-30
- Pipeline delay, 6.56
- Pipelined ADC, 6.52-57
  - basic, identical stages, 6.56
  - clock issues, 6.55
- Pipelined architecture, 6.54
- Pipelined subranging ADC, timing diagram, 6.55
- Pixel, in CCD, 3.65
- Plassche, R.J. van de, 6.112
- Plassche, Rudy J. van de, 6.83
- Plated-through holes, 13.70
  - none in milled PCB prototyping board, 13.87
- PLL:
  - basic model, 4.52, 4.69-70
  - charge pump leakage current, RF/IF circuit, 4.70-71
  - closing the loop, RF/IF circuit, 4.64-66
  - components for loop gain, 4.52
  - definition, 4.51
  - feedback counter N, RF/IF circuit, 4.56- 58
  - fractional-N synthesizer, RF/IF circuit, 4.59-60
  - internal grounding DSPs, 12.69
  - Leeson's equation, RF/IF circuit, 4.62-63
  - noise in oscillator system, RF/IF circuit, 4.60
  - phase noise, in voltage-controlled-oscillator, RF/IF circuit, 4.61
  - phase noise measurement, RF/IF circuit, 4.67-69
  - reference counter, RF/IF circuit, 4.56
  - reference spur, 4.69-70
  - reference spurs, RF/IF circuit, 4.69-70
  - RF/IF circuit, 4.51-73, 4.51-74
  - synthesizer basics, RF/IF circuit, 4.53- 56
- PLL prototype, using Solder-Mount, 13.85
- PLL synthesizer:
  - basic building blocks, 4.53-56
  - fractional-N, 4.59-60

- PLL-phase-noise contributor, 4.64
  - overall, equations, 4.65
- PNP input stage, 1.21
- Pole splitting, 9.15-16
- Polycarbonate capacitor, 9.73
  - characteristics, 10.5
  - comparison chart, 8.113
- Polyester capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Polyester film capacitor, 9.72
- Polypropylene capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Polystyrene capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Popcorn noise, 1.52-53
- Popping, 2.95
- Positive-emitter-coupled-logic, 5.2
- Positive-true, definition, 6.125
- Potentiometer, 5.2, 10.22
  - trimming, 10.22
- Power dissipation, vs. percent full
  - scale, graph, 1.91
- Power dissipation calculator, 13.33-34
  - screen, 13.34
- Power line:
  - disturbances, EMI, 11.35
  - filter, schematic, 11.36
- Power loss, in switched capacitor voltage
  - converter, 9.90-91
- Power management, 9.1-96
  - circuit components, 9.1
  - definition, 9.1
  - linear voltage regulator, 9.3-25
  - switch mode regulator, 9.27-80
  - switched capacitor voltage converter, 9.81-96
- Power MOSFET switch:
  - boost converter, circuit, 9.56
  - buck converter, circuit, 9.56
- Power supply:
  - filtering and signal line snubbing, EMI protection, 11.38
  - RFI coupling, 11.31
  - separate for analog and digital circuits, 12.63
- Power supply decoupling, 1.73
- Power-down, 6.42
- Power-saving operation, 9.51
- Power-supply rejection ratio, see: PSRR
- Power-supply sensitivity, definition, 6.127
- Precision absolute value circuit, 3.3
- Precision ADC controller/evaluation board,
  - functional block diagram, 13.79
- Precision single-supply composite in-amp, 2.15-17
  - capacitor, 2.17
- Precision single-supply composite in-amp (cont)
  - performance summary, 2.16
  - rail-to-rail output, circuit, 2.15
- Precision voltage reference, 7.1-2
- Prescaler, 4.56-57
  - dual-modulus, 4.57-58
- Pressman, Abraham I., 9.78
- Printed circuit board, see: PCB
- Process control equipment, EMC, 11.24-25
- Process gain, ADC noise figure, 6.153
- Processing gain, Fast Fourier transform, 6.130
- Programmable gain amplifier, see: PGA
- Propagation delay:
  - comparator, 2.65
  - graph, 2.66
  - symmetric stripline, calculation, 12.41
  - timing specification, 6.178
- Protective packaging, for ESD-sensitive
  - devices, 11.19
- Prototyping, 13.3
  - deadbug, 13.82-84
    - breadboard illustration, 13.83
    - pre-drilled copper-clad printed board, 13.84
  - full board, 13.89
  - limitations, 13.88-89
  - milled PCB, 13.86-87
    - illustration, 13.86-87
  - solder-mount, 13.84-86
  - systems, 13.82-87
- PSpice, 13.1
  - Spice support, 13.17
- PSpice ferrite model, 10.25
- PSpice Simulation Software, 13.92
- PSRR:
  - of ADC, 12.77
  - definition, 6.126
  - op amp, definition, 1.72-73
- PulSAR, charge redistribution SAR ADC, 6.48
- Pulse burst modulation, 9.48
  - disadvantages, 9.53
  - gated oscillator control, 9.51-54
- Pulse code modulation, see: PCM
- Pulse Engineering, 9.79
- Pulse skipping, 9.48
- Pulse width modulation, 9.31, 9.47
  - current feedback, circuit, 9.50
  - voltage feedforward, 9.49
  - voltage-mode control, 9.48-49
    - circuit, 9.49
- Pulse-frequency modulation, see: Pulse
  - burst modulation
- Pulsewidth high, timing specification, 6.178
- Pulsewidth low, timing specification, 6.178
- Pump capacitor, continuous switching,
  - circuit, 9.86

### Q

#### Q:

- definition, 8.7
- of inductor, 12.25
- in tuned circuit, 12.25
- variation vs. DAC control word, graph, 8.139

#### Q enhancement, 8.117-120

- effects, 8.119
- graph, 8.118

#### Q peaking, 8.117-120

#### Quadrature amplitude modulation, 4.2

#### Quality factor, see: Q

#### Quantization:

- error, 5.12
- size of least significant bit, 5.11
- uncertainty, 5.6, 5.12

#### Quantization error, 6.90

#### Quantization noise, 6.37, 6.90

- and sampling clock jitter, SNR, DNL, sampling clock jitter, and input noise, graph, 6.160

#### Quantization noise shaping, 6.90

#### Quiescent current, op amp, 1.44-45

### R

#### R-2R DAC, 6.38

#### R-2R ladder, 6.14-18

- 4-bit network, diagram, 6.14
- current mode DAC, 6.16
- voltage mode DAC, 6.16

#### Rabbits, 6.164

#### Radiated emission:

- EMI regulation, 11.23
- limits for commercial equipment, table, 11.24

#### Radiation, EMI, 11.27, 11.37

#### Ragazzini, John R., 1.79

#### Rail-rail input stage op amp, model, 13.9

#### Rail-rail output stage op amp, model, 13.9

#### Rail-to-rail:

- configuration:
  - definition, 1.25
  - op amp, 1.22
- op amp, in LDO references, circuit, 7.17
- voltage, 1.43, 1.45

#### Rainey, Paul M., 6.80

#### Ramachandran, R., 6.82

#### Ramp run-up ADC, 6.65-66

- diagram, 6.66

#### Randall, Robert H., 1.79

#### Random noise, error generation, 6.163

#### Ratiometric, definition, 6.127

#### RDC:

- functional diagram, 3.10-11, 6.78
- see also: Resolver-to-digital converter

#### Reactance error, resistor, 10.17

#### Reay, Richard J., 9.26

#### Receiver, 2.101

#### Recirculating ADC, 7-bit 9 MSPS pipelined architecture, 6.57

#### Recirculating subranging ADC, 6.56

#### Reconstruction filter, 6.35

#### Rectification, EMI, sensitive circuits, 11.29

#### Rectifier, full wave, 3.3

#### Redundant bits, 6.54

#### Reeves, A.H., 6.64

#### Reeves, Alec Harley, 6.81, 7.63

#### REF195. single supply load cell amplifier, 3.97

- Diagram, 3.97

#### Reference bypass capacitor, 7.17, 7.19

#### Reference counter, in PLL synthesizer, 4.53, 4.56

#### Reference noise bandwidth, 7.15

- for various systems, table, 7.16

#### Reference spur, 4.69-70

- on output spectrum, 4.70

#### Referred to the input, see: RTI

#### Reflection, shielding loss, 11.43-45

#### Register description, data sheet, example, 6.201

#### Regulated output switched capacitor, voltage converter, 9.92-95

#### Regulation, line sensitivity, 7.14-15

#### Reichenbacher, P., 12.51

#### Reine, Steve, 13.92

#### Relative accuracy, definition, 6.123

#### Remote sensing, current output temperature sensor, 3.33

#### Rempfer, William C., 12.51, 12.75

#### Residue output, 6.58

#### Resistance temperature detector, 3.47-51

#### Resistance temperature device, see: RTD

#### Resistor, 10.15-22

- aging, 10.20
- basics, 10.15-17
- as circuit error source, 10.15
- comparison, table, 8.112, 10.21
- discrete:

- comparison chart, 8.112
- table, 10.21

- excess noise, 10.21-22
- failure mechanisms, 10.20
- metal types, 10.16

- network:
  - comparison chart, 8.112
  - table, 10.21

- noise, 1.55
- nonlinearity error, 10.16
- op amp, 1.9
- orientation, and thermocouple voltage, 10.19-20

- parasitics, 10.17-18
  - inductance, 8.112
  - types, 10.17-18

- passive filter component, problems, 8.109-113

- power dissipation, temperature-related gain errors, 10.16

- standard value, effects, graph, 8.126

- Resistance (cont)  
 temperature change as error source, 10.15  
 temperature-related error, minimizing, 10.17  
 thermocouple formation, 10.19  
 thermoelectric effects, 10.18-20  
 value ranges, 8.110  
 voltage sensitivity, 10.20  
 wirewound, disadvantages, 2.68
- Resolution error, 13.39, 13.41
- Resolver, 3.9-12, 5.2  
 diagram, 3.9, 6.76  
 modern, brushless, 3.9  
 uses, 3.9
- Resolver-to-digital converter, 6.76-79  
 see also: RDC
- Resonant circuit, from power line decoupling, 12.80
- Response curves, filters, 8.31-41
- RF/IF circuit, 4.1-74  
 analog multiplier, 4.13-20  
 digitally controlled variable gain amplifier, 4.38-39  
 frequency synthesis, 4.41-50  
 aliasing in DDS system, 4.45-46  
 amplitude modulation in DDS system, 4.47  
 DDS, 4.41-44  
 DDS system as ADC clock driver, 4.46-47  
 SPDR considerations, 4.47-49
- logarithmic amplifier, 4.21-28
- mixer, 4.3-10  
 basic operation, 4.8-9  
 diode-ring, 4.6-8  
 ideal, 4.3-6
- modulator, 4.11
- PLLs, 4.51-74  
 charge pump leakage currents, 4.70-71  
 closing the loop, 4.64-66  
 feedback counter N, 4.56-58  
 fractional-N synthesizer, 4.59-60  
 Leeson's equation, 4.62-63  
 noise in oscillator system, 4.60  
 phase noise measurement, 4.67-69  
 phase noise in voltage-controlled-oscillator, 4.61  
 reference counter, 4.56  
 reference spurs, 4.69-70  
 synthesizer basic building blocks, 4.53-56
- True Power detectors, 4.29-31  
 variable gain amplifier, 4.33  
 voltage controlled amplifier, 4.33-34  
 X-amp, 4.35-38
- RFI:  
 analog circuit sensitivity, 11.31  
 and circuitry, 11.30-33  
 coupling, 11.31
- RFI (cont)  
 protection techniques, summary, 11.34  
 sensitivity, terminology, 11.30
- RGB signal, digitizing, with 4:1 mux, circuit, 7.44
- Rich, A., 11.50
- Rich, Alan, 12.51, 12.75
- Ring, 1.65, 7.18, 9.34, 9.39, 12.32, 12.80-81, 13.15, 13.35  
 filter, 8.19
- Ripple, 1.66
- Ripple current:  
 electrolytic capacitor, 9.74-75  
 input, 9.77  
 output, 9.76
- Rise time:  
 graph, 6.177  
 op amp, 1.70  
 timing specification, 6.177
- RLC circuit, diagram, 8.6
- RMS:  
 definition, 2.83  
 explicit computation, circuit, 2.83  
 noise:  
 op amp, 1.53-54  
 vs. peak to peak voltage, comparison chart, 1.53  
 wideband measurement, circuit, 2.84
- RMS-to-dc converter, 2.83-86
- Roberge, J.K., 1.81
- Robotics, using resolvers and synchros, 6.76
- Roche, P.J., 3.28
- Root-mean-square, see: RMS
- Root-sum-of-squares, total noise, 1.49
- Rosenbaum, R., 13.31
- Rotary variable differential transformer, 3.5
- Rotational sensor, 3.7
- Rouse Ball, W.W., 6.81
- RTD, 3.47-51, 3.96  
 current excitation warning, 3.48  
 definition, 3.47  
 interfaced to high resolution ADC, diagram, 3.50  
 Kelvin connection, 3.48-49  
 resistance vs. temperature, 3.47  
 temperature sensor, characteristics, 3.30  
 voltage drop error, 3.48
- RTI CMR, calculation, 2.24
- Ruscak, Steve, 6.175
- Russell, Frederick A., 1.79
- Ruthroff transformer, 4.18
- Ruthroff, C.L., 2.114, 4.10
- Rutten, Ivo W.J.M., 6.83
- RVDT, 3.5
- S**  
 S Series Surface Mount Current Sensing Resistors, 9.26

- S-plane:
  - filter, 8.5-7
  - pole and zero plot, 8.6
- Saber model, advantage, 13.17
- SAE Standard J113, 11.25
- SAE Standard J551, 11.25
- Sallen-Key filter, 8.72-74, 8.85, 13.63
  - Band-pass:
    - design equations, 8.91
    - diagram, 8.73
  - High-pass:
    - design equations, 8.90
    - diagram, 8.73
  - implementation, circuit, 8.123, 8.126
  - limitations, 8.114-117
  - low-pass, 13.66-67
    - design equations, 8.89
    - diagram, 8.72
  - notch, 8.74
  - Q-sensitive, 8.72
  - voltage control voltage source, 8.72
- Sallen-Key topology, highpass transformation, 8.128-129
- Sallen, R.P., 8.72, 8.143
- Sample mode, 6.48
- Sample-and-hold amplifier, see: SHA
- Sample-to-hold offset, definition, 6.173
- Sample-to-sample variation, in CCD, 3.66
- Sampled data system:
  - baseband antialiasing filters, 5.26-28
  - block diagram, 5.21
  - coding and quantizing, 5.1-20
    - bipolar codes, 5.6-10
    - complimentary codes, 5.10
    - DAC and ADC static transfer functions, 5.11-19
    - DC errors, 5.11-19
    - unipolar codes, 5.4-6
  - fundamentals, 5.1-32
  - Nyquist criteria, 5.24-26
  - sampling theory, 5.21-32
  - SHA, 5.22-23
  - undersampling, 5.28-29
- Sampling, and bandwidth, 5.29
- Sampling ADC, 5.22
- Sampling aperture, 6.156-159
- Sampling clock:
  - distribution, ground planes, circuit, 12.65
  - grounding, 12.64
  - PCB, 12.3
- Sampling clock jitter:
  - and aperture jitter:
    - graph, 6.158
    - SNR, graph, 6.159
  - effect on ADC SNR, 12.64
  - effect on SNR, 7.57
  - and SNR, quantization noise, DNL, and input noise, graph, 6.160
- Sampling theory, 5.21-32
- Samueli, Henry, 4.73
- Sanyo Corporation, 9.79
- SAR ADC, 6.42, 6.45-47
  - algorithm, 6.49
  - basic:
    - diagram, 6.45
    - timing diagram, 6.46
  - missing codes, 6.121
- Sauerwald, Mark, 12.51, 12.75, 12.82
- Scaled references, voltage, 7.16-17
- Scannell, J.R., 3.28
- Schaevitz, Herman, 3.27
- Schelleng, John C., 6.81
- Schindler, H.R., 6.80
- Schmidt, Ernest D.D., 3.27
- Schmitt trigger circuit, 2.41
- Schottky diode, 1.27, 1.77, 2.29, 6.30, 7.49-50, 9.54-55, 9.57, 9.93-94, 11.5, 11.8-9, 12.69
  - manufacturers, 9.80
- Schottky noise, 1.49
- Schottky-barrier diode, 4.6
- Schreier, R., 2.127
- Schreier, Richard, 6.114
- Schultz, Donald G., 1.80, 1.81
- Schwartz, Tom, 1.79
- Scott-T transformer, 6.77
- SCR, 1.76
- Sears, R.W., 5.20, 6.80
- Second and third-order intercept points, definition, 6.144
- Second-order allpass filter:
  - design equations, 8.107
  - diagram, 8.87
- Second-order intercept point, distortion, 1.61-63
- Second-order noise, model, 1.56
- Second-order system:
  - noise gain, 1.57
  - noise and signal gain, graph, 1.58
- Seebeck coefficient, 3.47
  - thermocouple, 3.37, 3.41
- Segmentation, 6.20
- Segmented current-output DAC:
  - 6-bit, based on 3-bit thermometer DACs, diagram, 6.21
  - resistor and current-source based, diagrams, 6.20
- Segmented DAC, 6.20-22
- Segmented string DAC, 6.5-7
  - with cascaded Kelvin DACs, 6.20
  - unbuffered, diagram, 6.7
- Segmented voltage-output DAC, diagrams, 6.6
- Seitzer, Dieter, 6.83
- Selection guide:
  - for data converter, 6.207
  - data sheet, example, 6.210
- Selection tree, op amp, 1.97-98

- Semiconductor:
  - junction temperature, 1.89
  - temperature sensor, 3.31-33
    - advantages, 3.31
    - basic relationships, diagram, 3.31
    - characteristics, 3.30
- Sense connection, and feedback, 12.7
- Sensor, 3.1-102
  - accelerometer, 3.15-18
  - fault, 11.1
  - Hall effect magnetic, 3.6-8
  - Inductosyn, 3.13-14
  - positional, 3.1-28
  - precision, and cable shielding, 11.49
  - resolver, 3.9-12
  - semiconductor temperature, 3.31-33
  - synchro, 3.9-12
  - temperature, 3.29-64
    - current and voltage output, 3.34-35
    - current-out, 3.33
    - digital output, 3.56-58
    - nonlinear transfer functions, 3.29
- Separate analog and digital grounds, 12.55
- SEPIC converter, circuit, 9.44
- Serial timing diagram, DAC, example, 6.200
- Serial-Gray converter, 6.59
- Setpoint controller, 3.58-61
  - resistor, equation, 3.58
- Settling time, 6.161-162
  - ADC, feedthrough, 6.174
  - critical in multiplexed applications, diagram, 6.162
  - DAC, 6.167-168
    - definition, 6.167
    - graph, 6.167
  - function of time constant, various resolutions, table, 6.162
  - graph, 1.69
  - multiplexer, circuit and equations, 7.34
  - op amp, definition, 1.69-70
  - PCB, dielectric absorption, 12.20
  - SHA, 7.54
- Settling time calculator, 13.38
- Setup time, timing specification, 6.177
- 74ACTQ240, Fairchild part, 12.46
- 74FCT3807/ 74FCT3807A, IDT part, 12.46
- SFDR, 6.138-140
  - DAC, 6.170-172
    - test setup, 6.171
  - definition, 1.64
  - graph, 6.139
  - in-band, 6.139
  - out-of-band, 6.139
  - RF/IF circuit, 4.47-49
- SHA, 5.22-23
  - basic circuit, 7.52
  - basic operation, 7.52-53
  - bias current compensation, 1.40
  - capacitor, 7.52
- SHA (cont)
  - circuit, 7.51-63
    - internal timing, 7.55
  - feedthrough, definition, 6.174
  - function, 5.22-23
  - hold mode, 7.60
    - specification, 7.58-59
  - internal, for IC ADC, 7.59-62
  - overvoltage, 11.1
  - in SAR ADC, 6.45-46
  - specifications, 7.53-62
  - track mode, 7.60
    - specifications, 7.53-54
  - waveforms, graph, 7.55
  - waveforms and definitions, 6.156
- Shannon, C.E., 5.32, 6.175
- Shannon, Claude, 5.24
- Shannon, Claude E., 6.83
- SHARC DSP, output rise times and fall times, graph, 12.43
- Sheingold, Dan, 1.79, 1.80, 2.114, 2.115, 3.27, 3.64, 4.20, 4.28, 5.20, 6.84, 6.88, 6.176, 7.21
- Shielding:
  - cables, 11.47-49
  - connection, low frequency threats, 11.47
  - effectiveness:
    - calculation, 11.46
    - compromised by openings, 11.43
  - materials, skin depths and impedance, table, 11.45
  - mechanism, 11.42-46
  - reflection and absorption, 11.42
- Shock, immunity, 3.25-26
- Short-circuit current, op amp, 1.45-46
- Short Form Designers Guide, 1.96, 6.207
- Shunt, voltage reference, 7.2-3
- Sigma-delta, vs. delta-sigma, 6.88-89
- Sigma-delta ADC:
  - basics, 6.90-96
  - decimation, graph, 6.91
  - digital filtering, graph, 6.91
  - first-order, circuit, 6.92
  - grounding, 12.67
  - high speed clock, grounding, 12.54
  - internal digital filter, 7.17
  - multibit, circuit, 6.87
  - noise shaping, graph, 6.91
  - oversampling, graph, 6.91
    - as oversampling converter, 5.27-28
  - second-order, circuit, 6.95
  - single bit, circuit, 6.87
  - switched capacitor input, reference load, circuit, 7.18
- Sigma-delta converter, 6.85-114
  - Band-pass, 6.108-109
  - high level of user programmability, 6.11
  - high resolution measurement, 6.103-107
  - historical perspective, 6.85-89
  - MASH, 6.101-102

## ■ BASIC LINEAR DESIGN

- Sigma-delta converter (cont)
  - multibit, 6.98-100
    - block diagram, 6.98
- Sigma-delta DAC, 6.22, 6.109-110
  - multibit, diagram, 6.109
  - single-bit, diagram, 6.109
- Sigma-delta modulator:
  - Class-D audio power amplifier, 2.107-08
  - first-order, idling patterns, 6.97
  - higher order loops, 6.98
  - output, repetitive bit pattern, 6.97
  - oversampling vs. SNR, graph, 6.96
  - quantization noise, 6.96
  - second-order, idling patterns, 6.97
  - shape quantization noise, graph, 6.95
  - simplified frequency domain linearized model, 6.94
  - waveforms, 6.93
- Sign magnitude code, 4-bit converter, 5.6, 5.9
- Sign magnitude converter, 5.13
- Signal, phase, filter effect, 8.3
- Signal gain, op amp, 1.14
- Signal input, RFI coupling, 11.31
- Signal lead, voltage drop, 12.7
- Signal output, RFI coupling, 11.31
- Signal return current, 12.7-9
- Signal to noise ratio, see: SNR
- Signal trace routing, nonideal and improved, diagrams, 12.22
- Signal-to-noise ratio, see: SNR
- Signal-to-noise-and-distortion ratio, see: SINAD
- Signore, B.P. Del, 6.113
- Silicon controlled rectifier, see: SCR
- Silicon Detector Corporation, 3.68
- Silicon junction diode, 4.6
- Silicon switch, in PGA, 2.87
- Siliconix Inc., 9.79
- Simple calculators, 13.33-68
- Simpson, Chester, 9.26
- Simulation, 13.3-32
  - ADIsimADC, 13.18-25
  - ADIsimPLL, 13.26-29
  - ADSpice op amp macromodels, 13.5-13
  - IBIS model, 13.17
  - macromodel vs. micromodel, 13.4-5
  - model familiarity, 13.14
  - model support, 13.17
  - not breadboarding replacement, 13.13
  - parasitics, 13.13
  - PCB parasitics, 13.14-16
  - SABER model, 13.17
  - Spice, 13.3
  - Spice support, 13.17
- Simultaneous sampling system, using SHA, 7.51
- SINAD, definition, 6.136-137
- Sinc (sin(x)/x) curve, normalized, graph, 6.36
- Sine wave, aliased, 5.24-25
- Singer, Larry, 6.175
- Single-pole filter:
  - High-pass, design equations, 8.88
  - Low-pass, design equations, 8.88
- Single-pole RC:
  - active blocks, 8.64
  - construction, 8.64
- Single-pole response, op amp, 1.11-12
- Single-supply:
  - biasing:
    - circuit, 1.23
  - headroom issues, 1.24
  - op amp, 1.20-22
  - circuit design, 1.23-24
- Single-channel digital isolator, 2.42-46
- Single-Chip Direct Digital Synthesis vs. the Analog PLL, 4.50
- Single-ended current-to-voltage conversion, 6.27
- Single-ended primary inductance (SEPIC) converter, circuit, 9.44
- Sin(x)/x (sinc), 6.36
- 60 Hz notch filter, 8.141-142
  - response, graph, 8.142
- 60 Hz twin-T notch filter, circuit, 8.141
- 68HC11, microcontroller, 3.57
- Skin effect, 12.33-34, 12.73
  - PCB conductor, diagrams, 12.33-34
- Slattery, B., 11.50
- Slattery, W., 8.144
- Sleep, 6.42
- Sleep operation, 9.51
- Slew rate:
  - CFB op amp, 1.19
  - converter, 13.23
  - and full-power bandwidth, 1.66
  - op amp, 8.127
  - definition, 1.64-65
  - SHA, 7.54
- Slewing time, DAC settling time, 6.167
- Slope clipping, 6.86
- Slot antenna, EMI, 11.29
- Slot and board radiation, EMI, 11.27
- Small signal bandwidth, ADC, 6.137
- Smith, B.D., 6.37, 6.59, 6.81, 6.82
- Smith, Lewis, 1.80
- Smith, Paul, 7.84
- Snelgrove, M., 6.114
- SNR:
  - DAC, 6.170-172
    - measurement, analog spectrum analyzer, 6.172
  - definition, 1.63, 6.136-137
  - and sampling clock jitter, quantization noise, DNL, and input noise, graph, 6.160
- SNR-without-harmonics, 6.137
- SNR/THD/SINAD calculator, 13.34-35
  - screen, 13.35
- Snubber, 9.35, 9.39



- Soakage, 10.11
- Socket, 13.87-88
- Soderquist, Donn, 1.80
- Sodini, C.G., 6.113
- SOIC, sample guard layout, 12.17-19
- Solder-Mount prototyping board, 13.85
  - advantages, 13.85
  - illustration, 13.85
- Solomon, Jim, 9.26
- Solutions bulletin, front page, sample, 6.208
- Sonet/SDH OC-48 with Forward Error Correction, using AD8152, 7.46
- SOT23, amp footprint, 12.17
- Source termination:
  - bidirectional transmission between SHARC DSPs, 12.48
  - microstrip transmission lines, 12.46
- Span, definition, 6.125
- Sparkle codes:
  - ADC, 6.163-166
  - definition, 6.164
- Specification page, data sheet, example, 6.183-184
- Specification tables, for op amp, 1.83-89
- Specifications, defining, 6.115-116
- Spectrum analyzer:
  - measuring DAC SNR, 6.172
  - output, 4.68
  - for phase noise measurement, 4.68
- Spice, 13.3
  - definition, 13.1
- SPICE2-G, 13.1
- Sprague 595D-series, electrolytic capacitor, 9.75
- Sprague, 9.79
- Spurious-free dynamic range, see: SFDR
- SSM-2018:
  - low-noise low distortion VCA, 2.98
    - block diagram, 2.98
    - distortion characteristics, 2.98
- SSM-2019:
  - microphone preamplifier:
    - circuit, 2.95
    - input, 2.95
- SSM-2141:
  - monolithic IC line receiver, 2.102
    - gain accuracy, 2.103
- SSM-2141/2143, THD + N performance, 2.104-105
- SSM-2142:
  - balanced line driver, 2.103-104
    - block diagram, 2.104
- SSM-2143:
  - monolithic IC line receiver, 2.102
    - CMR and THD, graphs, 2.103
- SSM-2160, VCA with DAC, block diagram, 2.100
- SSM-2165:
  - microphone preamplifier:
    - block diagram, 2.96
    - transfer characteristics, 2.96
- SSM-2211:
  - speaker driver power amplifier:
    - application circuit, 2.97
    - performance, 2.97
- Stable-dielectric ceramic, capacitor, 10.14
- Stacked-film capacitor, 9.72-73
  - characteristics, 10.4-6
- Staffin, R., 6.80
- Standard input stage, differential pair, 1.21
- Standard negative-feedback control system model, diagram, 4.51
- Standard response:
  - Butterworth filter, 8.21
  - filters, 8.21-54
- Standby, 6.42
- Star connection, damping resistor, 12.45
- Star ground, 12.54
  - mixed-signal ICs, 12.66
- Stata, Ray, 1.79
- State variable filter, 8.77-78
  - (A), design equations, 8.95
    - advantages, 8.137
  - (B), notch, design equations, 8.96
  - (C), all-pass, design equations, 8.97
  - diagram, 8.77
  - digitally controlled, circuit, 8.138
  - digitally programmable, 8.137-140
  - implementation, circuit, 8.124
  - op amp functions, 8.114
  - redrawn, circuit, 8.137
- Static transfer function, 6.117-127
- Step response:
  - filter, 8.19
    - definition, 8.19
- Step-down (buck) converter:
  - basic:
    - diagram, 9.31
    - waveforms, 9.32
- Step-up (boost) converter, 9.36-41
  - basic:
    - circuit, 9.37
    - waveforms, 9.37
  - discontinuous mode, waveform, 9.39
  - input/output relationship, 9.38
  - point of discontinuous operation, 9.40
- Stopband:
  - filter, 8.1
    - frequency, 8.2
- Stop, Russell, 6.83, 7.63
- Storch, L., 8.143
- Stout, D., 1.81
- Straight binary code, 5.4
- Strain gage, 3.69-70, 5.2
  - Bonder wire, 3.90-91
  - Foil, 3.90-91
  - Semiconductor, 3.92
    - Also see load cell
- Stray capacitance, 9.34
  - in mixed-signal IC, 12.60-61

## ■ BASIC LINEAR DESIGN

- String DAC, 6.4-5
    - segmented, 6.5-7
  - Stripline transmission line, in PCB, 11.39
  - Subranging ADC, 6.52-57
    - improper trimming, errors, 5.18
    - input residue waveforms, diagram, 6.53
    - missing codes, graph, 6.53
    - N-bit two-stage, diagram, 6.52
    - pipeline stage, error correction, diagram, 6.54
    - trimming error, graphs, 6.121
  - Subtractor:
    - definition, 2.8
    - op amp, circuit, 2.9
  - Successive approximation register, see: SAR
  - Successive detection log amp, 2.56, 4.23
    - linearity, graph, 4.24
    - with log and limiter outputs, diagram, 4.23
  - Successive approximation ADC, 6.12, 6.37
    - grounding, 12.54
    - transient load, graph and circuit, 7.19
  - Sumida, 9.79
  - Super-beta op amp, 1.43
  - Super-beta transistor, input, 1.39
  - Superheterodyne radio receiver, diagram, 4.1
  - Superheterodyne radio transmitter, diagram, 4.1
  - Superposition, filter, 8.5
  - Supply range, voltage reference, 7.13-14
  - Supply voltage, op amp, 1.19-20, 1.44
  - Surface microstrip, 12.38
    - delay constant, 12.39
    - rules of thumb, 12.39
  - Surface zener, 7.8
  - Surface-mount multilayer ceramics, decoupling, 12.77
  - Swanson, E.J., 6.113
  - Swartzel, Karl D., Jr., 1.79
  - Sweetland, Karl, 2.124, 6.113
  - Switch:
    - analog, 7.23-50
    - digital, crosspoint, 7.46
    - duty cycle, 9.33
    - duty ratio, 9.33
    - parasitic latchup, 7.47-50
    - power MOSFET, buck and boost converters, circuits, 9.56
    - thermostatic, 3.58-60
    - video, 7.42-44
      - crosspoint, 7.45
    - in voltage converter, 9.87
  - Switch capacitance, retained charge, 7.32
  - Switch control, gated oscillator, circuit, 9.52
  - Switch mode power supply, 10.23
  - Switch mode regulator, 9.27-80
    - advantages, 9.27-28
    - diode and switch considerations, 9.54-57
    - ideal step-down (buck) converter, 9.31-36
    - inductor and capacitor fundamentals, 9.28-30
  - Switch mode regulators (cont)
    - limitations, 9.27
    - power management, 9.27-80
    - ripple currents, 9.28
    - topology, basic, 9.27
  - Switch modulation, 9.47-48
    - control techniques, 9.48-51
    - pulse width modulation, 9.47
  - Switched capacitor:
    - unregulated, inverter and doubler, 9.87- 88
    - voltage converter, 9.81-96
      - advantages, 9.82
      - inverter and doubler, circuits, 9.81
      - power loss, 9.90-91
      - power management, 9.81-96
      - voltage inverter, circuit, 9.87
  - Switched-capacitor DAC, 6.47
  - Switcher, nonisolated, topologies, 9.44
  - Switching capacitor, characteristics, 10.4-5
  - Switching electrolytic capacitor, 9.72-73
  - Switching regulator:
    - capacitor role, 9.69
    - inductor choice, 9.57-69
    - input filtering, diagram, 9.77
    - output filtering, diagram, 9.76
  - Switching time, DAC settling time, 6.167
  - Sylvan, John, 2.114
  - Symmetric stripline, PCB transmission line, 12.40-41
  - Symmetrical bipolar voltage, 1.44
  - Synchro, 3.9-12, 5.2, 6.76-79
    - diagram, 3.9, 6.76
    - uses, 3.9
  - Synchronous rectifier, 9.28
  - Synchronous VFC, 6.68
    - diagram, 6.70
    - nonlinearity, graph, 6.72
    - quantized, 6.72
    - waveforms, 6.71
  - System Applications Guide, 2.114, 11.50
- ## T
- T-Tech, Inc., 13.91, 13.92
  - Tadewald, T., 12.51
  - Talambiras, Robert P., 6.81, 6.83
  - Tantalum capacitor:
    - advantages, 10.14
    - characteristics, 10.4-5
    - impedance vs. frequency, graph, 10.8
    - Spice model, 10.8
  - Tantalum electrolytic capacitor, 9.72-73
    - characteristics, 10.5
    - comparison chart, 8.113
  - Tantalum Electrolytic Capacitor SPICE Models, 10.27
  - Tantalum Electrolytic and Ceramic Capacitor Families, 9.78, 10.27
  - Tant, M.J., 6.175
  - Tchevysheff, see: Chebyshev

- A Technical Tutorial on Digital Signal
  - Synthesis, 4.50
- Teflon capacitor:
  - characteristics, 10.5
  - comparison chart, 8.113
- Telian, D., 13.31
- Temes, Gabor C., 2.127, 6.113
- Temperature:
  - change, error source, 10.15
  - measurement, 3.29-30
  - microprocessor monitoring, 3.61-63
  - monitoring, by microprocessor, 3.61-63
  - passive component, filter, 8.110
- Temperature coefficient:
  - definition, 6.123-124
  - see also: Tempco
- Temperature retrace, resistor, 10.17
- Temperature sensor:
  - current and voltage output, 3.34-35
  - digital output, 3.56-58
- Temperature-related gain error, from mismatched resistor, 10.15
- A 10.7 MHz, 120 dB Logarithmic Amp, 4.40
- Terman, Frederick E., 1.79, 1.80
- Termination, microstrip transmission lines, circuits, 12.46
- THD + N, definition, 1.60, 6.135-136
- THD, definition, 1.60, 6.135-136
- Thermal Coastline packaging, 9.18-19
  - internal details, 9.19
  - for op amp, 12.85
- Thermal EMF, resistor, 10.18
- Thermal hysteresis, XFET reference, 7.10
- Thermal management, 12.83-96
  - PCB, 12.83-96
- Thermal noise, resistor, 10.21-22
- Thermal performance, comparison of op amp packaging, graph, 12.90
- Thermal relationships, basic, table, 12.84
- Thermal resistance, 12.83-84
  - design considerations, 12.88
  - LDO regulators, 9.17-19
  - measured between junction and ambient air, 12.85
  - op amp, 1.78
  - package-dependent, 12.85
- Thermistor, 3.52-55
  - amplifier, linearized, diagram, 3.55
  - definition, 3.52
  - Kelvin connection, 3.52
  - nonlinearity and temperature range, 3.53
  - NTC, linearization, graph, 3.54
  - resistance characteristics, 3.52
  - temperature coefficient, graph, 3.53
  - temperature sensor, characteristics, 3.30
- Thermocouple:
  - auto-zero amplifier, 3.45-46
    - sampling phase diagrams, 3.45-46
  - basic principles, diagrams, 3.38
- Thermocouple (cont)
  - cold-junction compensation, 3.36
  - junction materials, table, 3.36
  - output, 5.2
  - output voltages for Types J, K, and S, graph, 3.37
  - principles, 3.36-44
  - Seebeck coefficient vs. temperature, graph, 3.38
  - temperature measurement, 3.39
  - temperature sensor, characteristics, 3.30
  - terminated leads, isothermal block, 3.41
  - Type J, 3.36-37
  - Type K, 3.37, 3.41
  - Type S, 3.36-37
    - Seebeck coefficient, 3.47
    - vs. temperature, 3.47
- Thermocouple effect, resistor, 10.18
- Thermoelectric effect, resistor, 10.18-20
- Thermoelectric emf, 3.39
- Thermometer code, 6.50
- Thermometer DAC, 6.9-11
  - current-output, current sources, diagram, 6.10
  - diagram, 6.5
  - high speed, complementary current outputs, diagram, 6.11
- Thermostatic switch, 3.58-60, 3.58-61
- Thevenin equivalent output voltage, 2.63
- Thevenin equivalent resistance, 13.8
- Thevenin impedance, 12.45
- Thevenin resistance, 9.14
- Thevenin source, 13.45
- Thick film resistor:
  - comparison chart, 8.112
  - table, 10.21
- Thin film laser trimming, for DAC, 6.99
- Thin film resistor:
  - comparison chart, 8.112
  - table, 10.21
- Third order intercept point:
  - determination, 1.63
  - distortion, 1.61-63
  - variation with frequency, 1.62
- 13dB small signal bandwidth, op amp, definition, 1.66
- Thomas, L.C., 8.79, 8.143
- Three op amp in-amp, 2.12-14
  - single +5 V supply restrictions, circuit, 2.14
- Three-terminal voltage reference, 7.2
- Time, EMI, 11.28
- Time domain response:
  - filter, 8.18-19
  - impulse response, 8.18-19
  - step response, 8.19
- Timing specifications, 6.177-179
  - data sheet, example, 6.185-187
- TMP01:
  - dual setpoint temperature controller, 3.59-60
  - diagram, 3.60

## ■ BASIC LINEAR DESIGN

- TMP03/TMP04:
  - digital out temperature sensor:
    - diagram, 3.56
    - output format, 3.57
- TMP04, interfacing to microcontroller, 3.58
- TMP35:
  - temperature sensor, for cold junction compensation, 3.42
  - voltage output sensor, 3.41-42, 3.44
- TO-99 metal can package device, 12.17
- Tolerance, voltage reference, 7.13
- Toomey, P., 8.144
- Total effective input noise, for ADC, calculation from SNR, 6.151
- Total harmonic distortion, see: THD
- Total harmonic distortion plus noise, see: THD + N
- Total input offset voltage, in-amp, definition, 2.23
- Total noise:
  - calculation, 1.50, 1.56
  - op amp, 1.49-51
- Total offset voltage, calculation, 1.41
- Total output noise:
  - calculation, 2.27
  - calculations, 1.55-59
- Total output offset error, calculation, 1.41-42
- Total output rms noise, op amp, 1.59
- Total rms jitter, 6.159
  - SHA, 7.57
- Total unadjusted error, definition, 6.127
- Tow, J., 8.79, 8.143
- Trace:
  - conductor, resistance, 12.5
  - embedding, 12.42
  - PCB, 12.5-52
- Track mode, 6.48
- Track mode linearity, ADC with SHA, 7.61
- Track-and-hold circuit, 7.51
- Track-to-hold mode:
  - SHA:
    - errors, graph, 7.54
    - specifications, 7.54-57
- Tracking ADC, 6.66-67
  - diagram, 6.67
- Transconductance multiplier, basic, circuit diagram, 4.15
- Transducer, temperature, characteristics, table, 3.30
- Transfer characteristic slope, log amp, 4.24
- Transfer function, high-pass filter, 8.8-9
- Transformer:
  - common-mode power line isolation, EMI protection, 11.37
  - in isolation amplifier, 2.33-34
  - reset, 9.46
  - rotating, 3.10
- Transient load, voltage reference, 7.1
- Transient power-line disturbance, 11.35
- Transient response:
  - ADC:
    - definition, 6.161
    - graph, 6.161
  - Transient voltage suppressor, 2.29
- Transimpedance, definition, 1.32
- Transimpedance amp, 1.17, 1.32
- Transistor, input, 1.27
- Transistor/op amp log amp, disadvantages, 4.21
- Transitional filter, characteristics, 8.24
- Translinear multiplier, four-quadrant, circuit diagram, 4.17
- Translinear variable gain cell, diagram, 4.33
- Transmission line, 12.35
  - driving, 13.37
  - microstrip, 12.35
  - PCB, symmetric stripline, 12.40-41
  - termination:
    - ECL, 12.48
    - and propagation delay, rule, 12.43
- Transmit TxDAC family, 6.172
- Transresistance, definition, 1.32
- Travis, Bill, 3.27
- Trefleaven, D., 8.144
- Trench-isolation, LLC MOS switch, 7.50
- Triboelectric charging, 11.13-14
- Triboelectric effect, 11.1
- Trietley, Harry L., 3.27
- Trimming:
  - errors, 6.121
  - voltage reference, 7.13
- Trimming potentiometer, 10.22
- Trimpot, 10.22
- True Power circuit, 4.2
- True Power detector, RF/IF circuit, 4.29-31
- True log, architecture, 4.21
- True log amp, 2.56
  - structure and performance, diagram, 4.23
- Tschebychev, see: Chebyshev
- Tschebyscheff, see: Chebyshev
- TTE, Inc., 5.32
- Tuned circuit, ringing, 12.80
- Turney, William J., 6.114
- Twin-T notch filter:
  - design equations, 8.101
  - diagram, 8.81
- Two op amp in-amp:
  - circuit, 2.18
  - CMR, 2.19
- Two amp ion amp (cont)
  - input impedance, 2.18
  - single-supply restrictions, circuits, 2.19-20
- Two-terminal voltage reference, 7.2
- Two-tone IMD, 6.141
- Twos complement code, 4-bit converter, 5.6, 5.8
- TxDAC, 6.34
  - oversampling interpolating, block diagram, 6.35

- TxDAC series, high-speed CMOS DACs, 12.94
- Type 5MC Metallized Polycarbonate Capacitor, 9.78, 10.27
- Type 5250 and 6000-101K chokes, 10.27
- Type EXCEL leaded ferrite bead EMI Filter, and type EXC L leadless ferrite bead, 10.27
- Type HFQ Aluminum Electrolytic Capacitor and Type V Stacked Polyester Film Capacitor, 9.78, 10.27
- Type-2 servo loop, 6.79
  
- U**
- Undersampling, 5.28-29
  - antialiasing filters, 5.29-31
  - within Nyquist zone, 5.31
- Unipolar 3-bit ADC, transfer function, 5.5, 5.12
- Unipolar 3-bit DAC, transfer function, 5.5, 5.12
- Unipolar code, 5.4-6
  - binary, 4-bit converter, 5.4
  - quantization uncertainty, 5.6
- Unipolar converter, 5.12-13
- Unipolar power supply, 9.1
- Unlooped ground, 12.9
  
- V**
- Valkenburg, M.E. Van, 8.143
- Valley control, 9.51
- Van de Plassche, R.J., 6.112
- Van de Plassche, Rudy J., 6.83
- Van de Weg, H., 6.112
- Van der Grift, Rob E.J., 6.83
- Van der Veen, Martien, 6.83
- Van Mierlo, S., 6.112
- Van Valkenburg, M.E., 8.143
- Variable gain amplifier, see: VGA
- Variable Gain Amplifiers Enable Cost Effective IF Sampling Receiver Designs, 4.40
- Variable integrator, digital, improved, circuit, 8.140
- VCA:
  - audio application, 2.98-100
  - liner-in-dB gain, 4.35
  - RF/IF circuit, 4.33-34
  - translinear, 4.33
- VCO, 3.12
  - phase noise vs. frequency offset, 4.63
  - in PLL, 4.52
  - in resolver, 6.78
  - transfer function, graph, 4.53
- VCO Designers' Handbook, 4.73
- VDE 0871 compliance, 11.23
- Vector Electronic Company, 13.91, 13.92
- Vectorscope, signal displays, 1.74
- Veen, Martien van der, 6.83
- Verster, T.C., 6.82
- VFB, advantages, 1.19
- VFB op amp:
  - basic operation, 1.4-5
  - Bode plot, 1.16, 1.31
  - Closed-loop gain, 1.13
  - common-mode input impedance, specification, 1.42
  - current noise, 1.49
  - gain-bandwidth product, 1.11, 1.67
  - inverting and noninverting configurations, 1.5-9
  - loop gain, 1.15
  - noise gain, 1.14-15
  - open-loop gain, 1.9-10
  - phase margin, 1.13
  - signal gain, 1.14
  - stability criteria, 1.11-12
- VFC:
  - architecture:
    - charge-balance, 6.68
    - current-steering multivibrator, 6.68
  - definition, 6.68-72
  - waveforms, 6.71
- VFO, architecture, 6.68
- VGA:
  - digitally controlled, 4.38-39
  - RF/IF circuit, 4.33-40
  - voltage controlled amplifier, 4.33-34
- VHDL.org, 13.31
- Vibration, immunity, 3.25-26
- Video:
  - applications, differential gain, 1.73
  - crosspoint switch, 7.45
  - flat bandwidth, 1.66
  - multiplexer, 7.42-44
  - switch, 7.42-44
    - crosspoint, 7.45
- Video DAC, 6.23
- Video Op Amp, 1.79
- Virtual ground, op amp, 1.7
- Viswanathan, T.R., 6.82
- Vito, Tom, 6.175
- Vizmuller, P., 4.73
- Vladimirescu, A., 13.31, 13.91
- Vladimirescu, Andrei, 13.31, 13.91
- Voltage controlled amplifier, see: VCA
- Voltage controlled oscillator, see: VCO
- Voltage doubler:
  - circuit, 9.81
  - operation, 9.88-89
  - power losses, circuit, 9.91
  - waveforms, 9.89
- Voltage drop:
  - coupled circuit, 12.8
  - and grounding, 12.8
- Voltage feedback, see: VFB
- Voltage feedforward, 9.49
- Voltage inverter:
  - circuit, 9.81
  - operation, 9.88-89

## ■ BASIC LINEAR DESIGN

- voltage inverter (cont)
    - power losses, circuit, 9.90
    - use, 9.83
    - waveforms, 9.88
  - Voltage noise, op amp, 1.47
  - Voltage output sensor:
    - packaging, thermal response, 3.35
    - ratiometric, diagram, 3.34
  - Voltage plane, advantages, 12.56-57
  - Voltage reference:
    - architectures, characteristics, table, 7.11
    - diode, circuits, 7.2
    - diode-based, circuits, 7.2
    - noise, 7.1
    - precision, 7.1-2
    - pulse current response, 7.17-19
    - shunt, 7.2
    - specifications, 7.13-16
    - three-terminal, 7.2
    - three-terminal hookup, schematic diagram, 7.11-12
    - two-terminal, 7.2
    - types, 7.2-3
  - Voltage sensitivity, resistor, 10.20
  - Voltage standing wave ratio, filters, 8.26
  - Voltage-mode R-2R ladder network DAC, diagram, 6.18
  - Voltage-output DAC, diagram, 6.5
  - Voltage-to-frequency converter, as transmitter, 2.42
  - Voluntary Control Council for Interference, 11.23
  - V rms/dBm/dBu/dBv calculator:
    - screen, 13.33
    - use, 13.33
- W**
- Wagner, Richard, 1.80
  - Wainwright Instruments, 13.84
  - Wainwright Instruments GmbH, 13.91, 13.92
  - Wainwright Instruments Inc., 13.91, 13.92
  - Waldhauer, F.D., 6.82
  - Waltman, Ron, 6.175
  - Watkins, Tim, 13.92
  - Waveform:
    - bipolar, 1.23
  - Waveform, (cont)
    - effects on intercept point, chart, 4.26
    - nonlinear, equation, 8.16-17
  - Weaver, Lindsay A., 4.73
  - Webster, John G., 3.27, 3.64
  - Weg, H. Van de, 6.112
  - Welland, D.R., 6.113
  - Wenzel Associates, Inc., 12.65
  - West, Julian M., 1.79
  - Wheable, Desmond, 6.84
  - Wheatstone bridge, 3.70-71
  - White noise, 1.54
    - source, 1.48
  - White noise signal, input bandwidth limit, 13.52
  - Wide codes, in ADC, 5.18
  - Wideband amplifier, 2.123
  - Wideband CDMA:
    - adjacent channel leakage ratio, 6.145-146
      - graph, 6.145
    - adjacent channel power ratio, 6.145-146
  - Widlar, Bob, 7.21, 9.26
  - Williams, A.B., 8.143
  - Williamsen, M., 8.144
  - Williams, Jim, 13.91, 13.92
  - Window comparator, 2.69
  - Wire microstrip, 12.36
    - transmission line, 12.36
      - impedance, calculation, 12.37
  - Wirewound resistor:
    - comparison chart, 8.112
    - parasitics, 10.17-18
    - table, 10.21
  - Witte, Robert A., 6.175
  - Wold, Ivar, 6.84
  - Wong, James, 3.64
  - Woodward, Charles E., 6.80, 6.175
  - Woofers-midrange-tweeter analogy, for RFI
    - low-pass filter design, 11.32
  - Wooley, B.A., 6.113
  - Wooley, Bruce, 6.113
  - Word:
    - parallel, 5.2
    - serial, 5.2
  - Worst harmonic, definition, 6.135-136
  - Wynne, J., 11.50
- X**
- X-AMP, 4.35-38
    - block diagram, 4.35
    - RF/IF circuit, 4.35-38
    - schematic, 4.36
    - total input-referred noise, 4.37
    - transfer function, 4.36
  - X-AMP, A New 45 dB, 500 MHz Variable-Gain Amplifier (VGA) Simplifies Adaptive Receiver Designs, 4.40
  - XFET reference, 7.9-12
    - architecture, 7.10
    - table, 7.11
    - basic topology, circuit, 7.10
    - drift, 7.13
    - pinchoff voltages, 7.9
    - thermal hysteresis, 7.10
- Y**
- Yasuda, Y., 6.112
  - Yester, Francis R., Jr., 6.114
  - Young, Joe, 6.83, 7.63

**Z**

- Zang, Lingli, 2.127
- Zener, buried, drift, 7.13
- Zener diode, 1.34, 11.35
  - break-down, 7.3
  - circuit, 7.2-3
  - EMI protection, 11.35
  - monolithic, 7.3
  - temperature-compensated, 7.3
- Zener reference:
  - buried, 7.8-9
  - surface, 7.8
- Zener zapping, 1.34-35
- Zeoli, G.W., 6.175
- Zero TC (unipolar converter), definition, 6.124
- Zeta converter, 9.44
- Zhang, K., 13.31, 13.91
- Zkazawa, Yukio, 6.175
- Zoned load capacitor ESR, graph, 9.12
- Zumbahlen, H., 8.144
- Zverev, A.I., 8.143

**ANALOG DEVICES PARTS INDEX**

AD2S90, 6.79  
AD210, 2.34-36  
AD215, 2.36-37  
AD260, 2.40-42  
AD260/AD261, 2.40-42  
AD38X, 7.12  
AD39X, 7.12  
AD482, 13.65  
AD524, 2.29, 13.43  
AD526, 2.89-90  
AD534, 4.16-17  
AD536A, 2.85-86  
AD538, 2.57  
AD539, 2.77-78, 4.13-14  
AD548, 13.65  
AD549, 1.51, 13.65  
AD550, 6.3, 6.12  
AD574, 5.22, 6.42, 7.20  
AD580, 7.4  
AD584, 7.5  
AD586, 7.8-9, 7.13  
AD587, 7.15  
AD588, 3.95, 3.97, 7.8, 7.13-14  
AD589, 3.95, 7.5, 7.16, 7.17  
AD590, 3.33  
AD594, 3.42-43  
AD594/AD595, 3.42-43  
AD595, 3.42-43  
AD598, 3.3  
AD600, 4.35-36  
AD602, 4.35-36  
AD620, 2.13-16, 2.22, 2.24-25, 2.28,  
2.35-36, 3.95  
AD620B, 2.28, 3.96, 13.42  
AD621, 2.22  
AD621B, 3.96, 3.97  
AD623, 12.13  
AD624C, 2.22  
AD627, 2.14  
AD629, 2.9-10, 12.12-13  
AD629B, 2.10  
AD636, 2.85  
AD641, 4.24-27  
AD645, 1.47, 1.51  
AD648, 13.65  
AD680, 7.4, 7.14  
AD684, 7.51  
AD688, 7.14  
AD698, 3.3-5  
AD704, 13.65  
AD711, 13.65  
AD711/12/13, 2.95  
AD712, 1.44, 13.65, 13.67  
AD713, 13.65  
AD737, 2.85  
AD743, 13.65  
AD743/AD745, 1.47  
AD768, 6.27  
AD775, 6.210  
AD780, 2.63, 7.4, 7.12, 7.13, 7.14, 7.19  
AD781, 7.51  
AD783, 7.51  
AD790, 2.68-69  
AD795, 13.65  
AD797, 2.90-91, 2.95  
AD811, 13.12  
AD817, 12.89, 13.8  
AD820, 1.98-99, 13.65  
AD822, 1.98-99, 2.15-16, 13.65  
AD823, 1.99, 13.65  
AD824, 1.98-99, 13.65  
AD825, 8.137-138, 8.141  
AD829, 1.74  
AD830, 2.49  
AD834, 2.83-84, 4.17-19  
AD847, 1.12, 1.83, 1.85, 8.118-120, 13.14-16  
AD848, 1.12  
AD849, 1.12  
AD850, 6.3  
AD8152, 7.46  
AD1170, 6.72  
AD1580, 7.5-6, 7.16, 7.17  
AD1582 to AD1585 series, 7.4, 7.8, 7.12  
AD1582 to AD1585 series, 7.13-14  
AD185X series, 6.109-110  
AD1853, 6.110  
AD1871, 6.99-101  
AD1879, 6.98  
AD1955, 6.110  
AD1990/ AD1902/ AD1904/AD1906, 2.107-117  
AD5535, 13.73  
AD5570, 6.181, 6.190, 6.197  
AD6600, 6.210  
AD6644, 6.210  
AD6645, 6.139-140, 6.142, 6.145, 6.152- 154,  
6.160, 6.178-179, 6.181-185, 6.188, 6.193-194,  
6.202, 7.61-62, 12.94  
AD7111 LOGDAC, 6.38-39  
AD7450, 13.74-75  
AD7524, 6.14  
AD7528, 8.137-138, 8.141  
AD7677, 6.48-49  
AD7678, 6.181, 6.196, 6.199  
AD7684, 6.190  
AD77XX series, 6.101  
AD77XX family, 3.44, 3.49-50  
AD7710, 2.93-94  
AD7710-series, 7.19  
AD7711, 2.93  
AD7712, 2.93



- AD7713, 2.93  
 AD7730, 3.85, 3.86, 3.98 6.101, 6.103-107,  
 6.115, 6.181, 6.198, 6.201-202, 13.46-48,  
 13.72-73  
 AD7846, 2.91-92  
 AD789X, 6.40  
 AD7943/ AD7945/ AD7948, 6.19  
 AD8001, 1.18, 1.68, 1.76-77, 1.83, 12.31,  
 13.70-71, 13.89  
 AD8016, 12.87-89  
 AD8017AR, 12.83-86  
 AD8021, 13.40-41  
 AD8029, 12.77  
 AD8033, 1.98-99, 13.59  
 AD8034, 1.98-99, 13.59  
 AD8036, 2.59-63  
 AD8036/AD8037, 2.59-63  
 AD8037, 2.59-63  
 AD8051, 1.13  
 AD8051/ AD8052/ AD8054, 1.83, 1.86-88  
 AD8054, 1.70-71  
 AD8055, 6.26-27  
 AD8057, 12.90  
 AD8058, 12.90  
 AD8065, 1.98-99, 13.56-57, 13.59  
 AD8066, 1.98-99, 13.59  
 AD8067, 13.59-60  
 AD8074, 2.4  
 AD8074/AD8075, 2.3  
 AD8075, 1.66, 2.4  
 AD8079A/AD8079B, 2.4  
 AD8079A/ AD8079B, 2.4  
 AD8108/AD9109, 7.45  
 AD8110/AD8111, 7.45  
 AD8113, 7.45  
 AD8114/AD8115, 7.45  
 AD8116, 7.45  
 AD8129, 2.50-51, 13.45  
 AD8129/AD8130, 2.5, 2.49-51  
 AD813X, 6.27-28, 2.31-32  
 AD8130, 2.50-51, 13.45  
 AD8138, 13.44  
 AD8170, 7.42-43  
 AD8174, 7.42-44  
 AD8180, 7.42-43  
 AD8182, 7.42-43  
 AD8183/AD8185, 7.42-44  
 AD8184, 7.44  
 AD8186, 7.43  
 AD8187, 7.43  
 AD8230, 3.45-46  
 AD8330, 4.33-34  
 AD8345, 4.11  
 AD8350, 2.6  
 AD8354, 2.5  
 AD8362, 4.29-31  
 AD8367, 4.37-38  
 AD8370, 4.38-39  
 AD8510, 13.65  
 AD8512, 13.65  
 AD8517, 1.98  
 AD8519, 1.98-99  
 AD8527, 1.98  
 AD8529, 1.98-99  
 AD8531/ AD8532/ AD8534, 1.83, 1.94  
 AD8534, 1.46, 1.90-91  
 AD8541, 1.98  
 AD8542, 1.98  
 AD8544, 1.98  
 AD855X, 2.121, 2.123, 2.125  
 AD8551, 1.98, 12.11-12, 12.19  
 AD8551/ AD8552/ AD8554, 2.122  
 AD8552, 1.98  
 AD8554, 1.98  
 AD8565, 1.98-99  
 AD8566, 1.98-99  
 AD8567, 1.98-99  
 AD857X, 2.121, 2.123  
 AD8571, 1.98  
 AD8571/72/74, 2.122  
 AD8572, 1.98  
 AD8574, 1.98  
 AD8603, 1.98  
 AD8614, 1.98  
 AD8620, 13.65  
 AD8621, 1.98  
 AD8622, 1.98  
 AD8624, 1.98  
 AD8625, 1.99  
 AD8626, 1.98-99  
 AD8627, 1.98-99, 13.65  
 AD8631, 1.98  
 AD8632, 1.98  
 AD8644, 1.98  
 AD9002, 2.62-63  
 AD9042, 6.210, 7.60-61  
 AD9051, 6.210  
 AD9054A, 6.63  
 AD9057, 6.210  
 AD9200, 6.210  
 AD9203, 6.210  
 AD9216, 6.208  
 AD9220, 6.210  
 AD9224, 6.210  
 AD9225, 6.210  
 AD9226, 6.136-137  
 AD9235, 6.55  
 AD9238, 6.208  
 AD9240, 6.210  
 AD9245, 12.91-92  
 AD9248, 6.208  
 AD9280, 6.210  
 AD9283, 6.210  
 AD9410, 6.51  
 AD9430, 6.55, 6.148, 12.49, 12.92-93  
 AD9432, 6.210  
 AD9510, 7.73-83  
 AD9514, 7.67-72

## ■ BASIC LINEAR DESIGN

AD9620, 2.3  
AD9630, 2.3  
AD9631, 12.79-80  
AD976X, 6.24  
AD977X, 6.24  
AD977x-family, 6.21  
AD9772, 13.50  
AD9773, 6.34  
AD9775, 6.21-22, 6.34  
AD9777, 6.34, 6.171, 6.181, 6.186-187,  
6.191-192, 6.195, 6.198, 12.94  
AD985X series, 12.94  
AD985x-family, 6.21  
AD9850, 4.46-47, 13.48  
AD9870, 6.109  
AD10677, 6.210  
AD12400, 6.210  
AD22100, 3.34  
AD22105, 3.58-59  
AD22151, 3.7-8  
ADF439F, 7.50  
ADF4111, 4.58  
ADF4112, 4.67  
ADF41167/ ADF41168, 13.29  
ADG200-series, 7.23  
ADG201-series, 7.23  
ADG412, 2.90-91, 7.32  
ADG438F, 7.50  
ADG508F, 7.50  
ADG509F, 7.50  
ADG511, 2.92-93  
ADG528F, 7.50  
ADG708, 7.30  
ADG8XX-series, 7.26  
ADG801/ADG802, 7.26  
ADG918, 7.40-41  
ADG919, 7.40-41  
ADLH0033, 2.1  
ADM1201, 3.61-63  
ADP1073, 9.52, 9.54  
ADP1108, 9.54  
ADP1109, 9.54  
ADP1110, 9.54  
ADP1111, 9.54  
ADP1147, 9.47  
ADP1148, 9.62  
ADP1173, 9.54  
ADP3000, 9.48, 9.52, 9.54-55, 9.58-59  
ADP330X, 9.13-15  
ADP3300, 9.15-16  
ADP3300-series, 7.15  
ADP3310, 9.20-25  
ADP3603, 9.82, 9.91-93  
ADP3604, 9.82, 9.91-93  
ADP3605, 9.82, 9.91-93  
ADP3607, 9.82, 9.91-93  
ADP3607-5, 9.94  
ADR01, 7.4, 7.12  
ADR02, 7.4, 7.12  
ADR03, 7.4, 7.12  
ADR29X series, 7.12, 7.14  
ADR38X series, 7.4, 7.13-14  
ADR39X series, 7.4, 7.13-15  
ADR43X, 7.12  
ADR43X series, 7.13, 7.14-15  
ADR510, 7.17  
ADR512, 7.16, 7.17  
ADSP-2106X, 12.48  
ADSP-2189M, 13.79-80  
ADSP-21060L SHARC, 12.43  
ADSP-21160 SHARC, 12.69-70  
ADT45/ADT50, 3.34  
ADT70, 3.49-51  
ADT71, 3.51  
ADuM130X/ADuM140X, 2.46-48  
ADuM1100, 2.42-46  
ADuM140X, 2.46-47  
ADuM1400, 2.48  
ADuM1401, 2.48  
ADuM1402, 2.48  
ADXL202, 3.17-18  
ADXRS150, 3.19-20  
ADXRS300, 3.19-20  
AMP02, 2.29  
AMP03, 12.12-13  
AMP04, 2.92-93  
BUF03, 2.2  
BUF04, 2.3  
DAC-08, 6.16, 6.18  
HOS-100, 2.1  
OP07, 2.75  
OP27, 1.49-51, 1.77, 13.8  
OP42, 13.65  
OP90, 1.98, 8.118-120, 12.31  
OP113, 1.98-99  
OP162, 1.98-99  
OP176, 8.116  
OP177, 1.71, 2.123, 3.95, 3.96, 3.97, 10.19  
OP177F, 1.33  
OP179, 1.98  
OP183, 1.98-99  
OP184, 1.98  
OP191, 1.98, 11.5  
OP193, 1.98, 3.42  
OP196, 1.98  
OP213, 1.52, 1.98-99, 2.91, 3.97, 3.98, 7.32  
OP249, 13.9, 13.65  
OP262, 1.98-99  
OP275, 13.65  
OP279, 1.98  
OP281, 1.98  
OP282, 13.65  
OP284, 1.98, 2.18  
OP290, 1.45  
OP291, 1.98, 11.5, 11.7  
OP292, 1.98-99  
OP293, 1.98  
OP295, 1.98-99, 2.95

OP296, 1.98  
 OP297, 2.18  
 OP413, 1.98  
 OP418, 1.99  
 OP462, 1.98-99  
 OP481, 1.98  
 OP484, 1.98  
 OP490, 1.98  
 OP491, 1.98, 11.5  
 OP492, 1.98-99  
 OP493, 1.98  
 OP495, 1.98-99  
 OP496, 1.98  
 OP727, 1.98  
 OP747, 1.98  
 OP777, 1.98  
 OPX91 family, 11.5-7  
 OP1177/OP2177/OP4177, 1.83-84  
 REF01, 7.4  
 REF02, 7.4  
 REF03, 7.4  
 REF43, 7.12, 7.14  
 REF19X, 7.4, 7.12, 7.13-14  
 REF195, 3.97, 7.13, 7.14  
 SSM-2018, 2.98  
 SSM-2019, 2.95  
 SSM-2135, 1.98-99  
 SSM-2141, 2.103  
 SSM-2141/ SSM-2143, 2.101, 2.104  
 SSM-2142, 2.101, 2.103-104  
 SSM-2143, 2.102-103  
 SSM-2160, 2.99  
 SSM-2165/ SSM-2166/ SSM-2167, 2.95-96  
 SSM-2211, 2.97  
 TMP01, 3.59-60  
 TMP03/TMP04, 3.56-58  
 TMP04, 3.58  
 TMP35, 3.41-42, 3.44