FEATURES

► Full featured evaluation board for the ADRF5144
► Easy connection to the test equipment
► Thru line for calibration

EQUIPMENT NEEDED

► DC power supplies
► Network analyzer

GENERAL DESCRIPTION

The ADRF5144 is a single-pole, double-throw (SPDT) switch manufactured in the silicon process.

This user guide describes the ADRF5144-EVALZ evaluation board, designed to simply evaluate the features and performance of the ADRF5144. A photograph of the evaluation board is shown in Figure 1.

The ADRF5144 data sheet provides full specifications for the ADRF5144. Refer to the ADRF5144 data sheet with this user guide when using the ADRF5144-EVALZ.
TABLE OF CONTENTS

Features................................................................. 1
Equipment Needed................................................. 1
General Description............................................... 1
ADRF5144-EVALZ Evaluation Board Photograph 1
Evaluation Board Hardware............................... 3
  Overview............................................................ 3
  Board Layout...................................................... 3
  Power-Supply and Control Inputs...................... 3

RF Inputs and Outputs ........................................... 4
Test Procedure..................................................... 5
Biasing Sequence.................................................. 5
Evaluation Board Schematic and Assembly
  Diagram............................................................. 6
Ordering Information............................................... 7
  Bill of Materials................................................ 7

REVISION HISTORY

12/2022—Revision 0: Initial Version
EVALUATION BOARD HARDWARE

OVERVIEW

The ADRF5144-EVALZ is a connectorized board, assembled with the ADRF5144 and its application circuitry. All components are placed on the primary side of ADRF5144-EVALZ. An assembly drawing for the ADRF5144-EVALZ is shown in Figure 6, and an evaluation board schematic is shown in Figure 5.

BOARD LAYOUT

The ADRF5144-EVALZ is designed using RF circuit design techniques on an 8-layer printed circuit board (PCB). The PCB stack-up is shown in Figure 2.

The top dielectric material is 8 mil Rogers 4003C, which provides 50 Ω controlled impedance and optimizes the high-frequency performance. All RF traces are routed on the top layer, and the second layer is used as the ground plane for RF transmission lines. The remaining six layers are also ground planes filled with FR4 material to manage the thermal rise during high-power operations, and are supported with dense and filled vias to the PCB bottom for thermal relief. The overall board thickness is approximately 62 mil for mechanical strength.

The RF transmission lines are designed using a coplanar waveguide (CPWG) model with a width of 14 mil and ground spacing of 7 mil to have a characteristic impedance of 50 Ω. Ground via fences is arranged on both sides of a CPWG to improve isolation between nearby RF lines and other signal lines.

The exposed ground pad of the ADRF5144, which is soldered on the PCB ground pad, is the main thermal conduit for heat dissipation. The PCB ground pad is densely populated with filled, through vias to provide the lowest possible thermal resistance path from the top to the bottom of the PCB. The connections from the package ground lead to ground are kept as short as possible.

POWER-SUPPLY AND CONTROL INPUTS

The ADRF5144-EVALZ has two power-supply inputs, one control input, and a ground, as shown in Table 1. The DC test points are populated on VDD, VSS, CTRL, and GND. A 3.3 V supply is connected to the DC test points on VDD, and a −3.3 V supply is connected to the DC test points on VSS. Ground reference can be connected to GND. Connect the control input, CTRL, to 3.3 V or 0 V. The typical total current consumption for the ADRF5144 is 640 μA.

The VDD and VSS supply pin of the ADRF5144 are decoupled with 100 pF and 10 nF capacitors, while the CTRL control pin is decoupled with a 100 pF capacitor.

<table>
<thead>
<tr>
<th>Test Points</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDD</td>
<td>Positive supply voltage</td>
</tr>
<tr>
<td>VSS</td>
<td>Negative supply voltage</td>
</tr>
<tr>
<td>CTRL</td>
<td>Control Input</td>
</tr>
<tr>
<td>GND</td>
<td>Ground</td>
</tr>
</tbody>
</table>

Table 1. Power-Supply and Control Inputs
RF INPUTS AND OUTPUTS

The ADRF5144-EVALZ has five edge-mounted, 2.92 mm connectors for the RF inputs and outputs, as shown in Table 2.

Table 2. RF Inputs and Outputs

<table>
<thead>
<tr>
<th>2.92 mm Connectors</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>RFC</td>
<td>RF common port</td>
</tr>
<tr>
<td>RF1</td>
<td>RF Throw Port 1</td>
</tr>
<tr>
<td>RF2</td>
<td>RF Throw Port 2</td>
</tr>
<tr>
<td>THRU1</td>
<td>Thru line input and output</td>
</tr>
<tr>
<td>THRU2</td>
<td>Thru line input and output</td>
</tr>
</tbody>
</table>

The through calibration line, connecting the THRU1 and THRU2 RF connectors, calibrates out the board loss effects from the measurements of the ADRF5144-EVALZ to determine the device performance at the pins of the IC. Figure 3 shows the typical board loss for the ADRF5144-EVALZ at room temperature, as well as the embedded and de-embedded insertion loss for the ADRF5144.

![Figure 3. Insertion Loss vs. Frequency](image-url)
TEST PROCEDURE

BIASING SEQUENCE

To bias up the ADRF5144-EVALZ, perform the following steps:

1. Ground the GND test point.
2. Bias up the VDD test point.
3. Bias up the VSS test point.
4. Bias up the CTRL test point.
5. Apply an RF input signal.

The ADRF5144-EVALZ is shipped fully assembled and tested. Figure 4 provides a basic test setup diagram to evaluate the s-parameters using a network analyzer. Perform the following steps to complete the test setup and verify the operation of the ADRF5144-EVALZ:

1. Connect the GND test point to the ground terminal of the power supply.
2. Connect the VDD test point to the voltage-output terminal of the 3.3 V supply.
3. Connect the VSS test point to the voltage-output terminal of the –3.3 V supply.
4. Connect the CTRL test point to the voltage-output terminal of the 3.3 V supply. The ADRF5144 can be configured in different modes by connecting the CTRL test point to 3.3 V or 0 V, as shown in Table 3.
5. Connect a calibrated network analyzer to the RFC, RF1, and RF2 2.92 mm connectors. If network analyzer port count is not enough, terminate unused RF ports with 50 Ω. Sweep the frequency from 10 MHz to 26 GHz and set the power to –10 dBm.

Additional test equipment is needed to fully evaluate the device functions and performance.

For third-order intercept point evaluation, use two signal generators and a spectrum analyzer. A high isolation power combiner is also recommended.

For power compression and power handling evaluations, use a 2-channel power meter and a signal generator. A high enough power amplifier is also recommended at the input. Test accessories, such as couplers and attenuators, must have enough power handling.

The ADRF5144-EVALZ comes with a support plate attached to the bottom side. To ensure maximum heat dissipation and to reduce thermal rise on the board during high power evaluations, this support plate must be attached to a heatsink using thermal grease.

Note that the measurements performed at the 2.92 mm connectors of the ADRF5144-EVALZ include the losses of the 2.92 mm connectors and the PCB. The thru line must be measured to calibrate out the effects on the ADRF5144-EVALZ. The thru line is the summation of an RF input line and an RF output line that are connected to the device and equal in length.

<table>
<thead>
<tr>
<th>Digital Control Input, $V_{CTRL}$</th>
<th>RF Paths RF1 to RFC</th>
<th>RF2 to RFC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Low</td>
<td>Insertion loss (on)</td>
<td>Isolation (off)</td>
</tr>
<tr>
<td>High</td>
<td>Isolation (off)</td>
<td>Insertion loss (on)</td>
</tr>
</tbody>
</table>
EVALUATION BOARD SCHEMATIC AND ASSEMBLY DIAGRAM

Figure 5. ADRF5144-EVALZ Evaluation Board Schematic

Figure 6. ADRF5144-EVALZ Evaluation Board Assembly Diagram
ORDERING INFORMATION

Table 4. Bill of Materials for ADRF5144-EVALZ

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Reference Designator</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>C8, C9, C14</td>
<td>Capacitors, 100 pF, 50 V, C0402 package</td>
<td>Murata</td>
<td>GCM1555C11H101JA16D</td>
</tr>
<tr>
<td>2</td>
<td>C10, C13</td>
<td>Capacitor, 10 nF, 50 V, C0402 package</td>
<td>TDK</td>
<td>CGA2B3XR1H103K050BB</td>
</tr>
<tr>
<td>1</td>
<td>C7</td>
<td>Capacitor, 10 nF, 50 V, C0402 package (do not insert, DNI)</td>
<td>TDK</td>
<td>CGA2B3XR1H103K050BB</td>
</tr>
<tr>
<td>1</td>
<td>C6, C11, C12</td>
<td>Capacitor, 1 µF, 16 V, C0402 package (DNI)</td>
<td>TDK</td>
<td>CGB2A18B1C105M033BC</td>
</tr>
<tr>
<td>1</td>
<td>R1</td>
<td>Resistor, 0 Ω, 0.1 W, 0402 package</td>
<td>Panasonic</td>
<td>ERJ-2G0FR00X</td>
</tr>
<tr>
<td>1</td>
<td>R2</td>
<td>Resistor, 10 kΩ, 0.1 W, 0402 package</td>
<td>Panasonic</td>
<td>ERJ-2RKF1002X</td>
</tr>
<tr>
<td>5</td>
<td>RFC, RF1, RF2, THRU1, and THRU2</td>
<td>Edge mount 2.92 mm Connectors</td>
<td>Hirose Electric CO.</td>
<td>HK-LR-SR2(12)</td>
</tr>
<tr>
<td>4</td>
<td>GND, CTRL, VDD, and VSS</td>
<td>Surface-mount test points</td>
<td>Components Corporation</td>
<td>TP104-01</td>
</tr>
<tr>
<td>1</td>
<td>U1</td>
<td>10 W average, silicon SPDT switch, 1 GHz to 20 GHz</td>
<td>Analog Devices, Inc.</td>
<td>ADRF5144BCCZN</td>
</tr>
<tr>
<td>1</td>
<td>PCB</td>
<td>ADRF5144-EVALZ</td>
<td>Analog Devices</td>
<td>BR-069450</td>
</tr>
</tbody>
</table>

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access or use the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HERELUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.

©2022 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. One Analog Way, Wilmington, MA 01887-2356, U.S.A.