

LTC2924

Quad Power Supply Sequencer

DESCRIPTION

Demonstration circuit 818 is a Quad Power Supply Sequencer featuring the LTC2924.

Demonstration circuit 818 can configure the LTC2924 to sequence up to 4 power supplies via any combination of pass FETS or power supply enable control inputs. The 0.61V reference of the LTC2924 permits the DC818 to be easily modified by simple resistor changes to work with any voltage level from 5V down to 0.8V. The schematic provides a table of resistor values for common supply voltages: 5V, 3.3V, 3.0V, 2.8V, 2.5V, 1.8V, 1.6V, 1.2V and 1.0V. Refer to the data sheet for equations to calculate other voltages and hysteresis levels. Convenient test points are provided to facilitate evaluation of the power up and power down sequencing. Additional jumper options are provided to permit cascading multiple DC818s for additional channels.

The circuit board is assembled with four IRL3714ZS N-channel DD packaged MOSFETs capable of controlling up to 10A loads for connecting each of four rails with the an associated load. The board is designed to also accept SO-8 packaged MOSFETs for lower current operation .

In addition to the output voltage dividers, the circuit board also has two capacitors for sequence and Power Good signal timing adjustments, one resistor for setting the hysteresis current injected into each output voltage divider and two configuration jumpers for cascading boards for additional channels.

LTC is a trademark of Linear Technology Corporation

PERFORMANCE SUMMARY

Specifications are at $T_A = 25^\circ\text{C}$

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{CC}	Input Supply Range		3.0		6.0	V
I_{CC}	Input Supply Current	$V_{IN} = 3.6\text{V}, I_{LOAD} = 100\text{mA}$		1.5	3.0	mA
$V_{ON(TH)}$	ON, Low to High Threshold		0.6000	0.6060	0.6121	V
$V_{OFF(TH)}$	ON, High to Low Threshold		0.6013	0.6074	0.6135	V
$V_{INON(TH)}$	IN1-IN4 Low to High Threshold		0.6020	0.6081	0.6142	V
$V_{INOFF(TH)}$	IN1-IN4 High to Low Threshold		0.6026	0.6087	0.6148	V
$V_{OUT(EN)}$	OUT1-OUT4 Gate Drive Voltage		$V_{CC}+4.5$		$V_{CC}+6$	V
$I_{OUT(EN)}$	OUT1-OUT4 On Current		8.6	10	11.2	μA

OPERATING PRINCIPLES

The active high ON pin initiates the power on sequence when the applied voltage exceeds 0.61V. Upon sequence initiation, the Sequencer TIMER capacitor C_{TMR} is charged by a 5 μA current, generating a sequencing time pulse of $C_{TMR}(\mu\text{F})/5$. At the end of each sequence timeout, the

LTC2924 enables a successive power supply. Each supply is enabled by driving a 10 μA current out of the appropriate OUTn pin. This current is derived from a charge pump capable of enhancing the gate of a NMOS pass FET or driving a power supply enable pin. A capacitor can be

connected to the OUTn pins to control the slew rate of each MOSFET controlled supply.

As the power supply turns on, the resistive divider connected to the IN1 pin starts to drive up the voltage at the IN1 pin. When the voltage at this pin exceeds 0.61V, a comparator signals the logic that the supply is on. The timer circuit is enabled again and the cycle repeats until

the last power supply has turned on. The power off sequence is initiated by pulling the ON pin voltage below 0.61V after a power on sequence has completed. The power off sequence turns off the power supply in the reverse order of the power on sequence. OUT4 is turned off first. The timer function is used between each supply being sequenced down.

QUICK START PROCEDURE

Demonstration circuit 818 is easy to set up to evaluate the performance of the LTC2924.

Install all four jumpers in position 1.

Connect an ON signal source to the ON pin circuit (TP7 or TP8, the latter provides a voltage divider which can be configured as an under voltage lockout.) The voltage on TP7 should be less than 0.55V.

Connect four external power supply outputs (3.3V, 2.5V, 1.8V, and 1.2V) to appropriate INPUT pins (TP3, TP4, TP5, and TP6). Refer to the table on the schematic or

the data sheet to change the dividers to support other voltages.

Attach optional loads to TP11, TP12, TP13 and TP14 (up to 10 amps depending on acceptable voltage drop).

Initiate the turn on sequence by raising the ON signal source so that TP7 is above 0.62V and observe the load voltage transitions on the four channel scope (see figure 1).

Drop the ON pin voltage below 0.55V (or to ground) to observe the turn off sequence (see Figure 2). NOTE: Output voltage decay will vary with load and capacitance.




Figure 1. Power up mode






Figure 2. Power down mode





This circuit is the property of Linear Technology and supplied for the use with Linear Technology parts. Customer Notice: Linear Technology has made a best effort to ensure the accuracy of the information in this document; however, it remains the customer's responsibility to verify proper and reliable operation in the actual application. Component values are given as a guide only. Linear Technology does not warrant any effect on circuit performance or reliability. Contact Linear Application Engineering for assistance.

REVISION HISTORY			
REV	DESCRIPTION	DATE	APPROVED:
2	PROTO - DZPak Changed	01/25/05	

V	5	3.3	3.0	2.8	2.5	1.8	1.6	1.2	1.0
VON	4.47	3.0	2.68	2.49	2.24	1.62	1.45	1.08	0.9
VOFF	3.97	2.7	2.38	2.2	1.99	1.44	1.29	0.956	0.8
R80	7.87K	7.88K	8.87K	9.09	9.31K	10.7K	11.5K	15.8	12K
RA0	49.8K	30.1K	30.1	28.0K	24.9K	17.8K	15.8K	12.1K	10K

CONTRACT NO. _____

APPROVALS _____ DATE _____

DRAWN MEI _____ DATE 09/16/04

CHECKED _____

APPROVED _____

DESIGNED BY _____

SCALE none

FILENAME: 818A-2.SCH

SHEET 1 OF 1

LINEAR TECHNOLOGY

1630 McCarthy Blvd. Phone: (408)432-1900
Milpitas, CA 95035 Fax: (408)434-0607

TITLE: SCH, LTC2924CGN, FOUR POWER RAILS / POWER SUPPLY SEQUENCER

SIZE: B CAGE CODE: _____ DWG NO: DC818A REV: 2