Evaluating the **ADAU1962/ADAU1966** High Performance, Low Power, Multibit Sigma-Delta DACs

**PACKAGE CONTENTS**
- ADAU1962/ADAU1966 evaluation board
- USBi control interface board
- USB cable
- D-sub 25-pin to (8) XLR male
- 12 V desktop supply

**OTHER SUPPORTING DOCUMENTATION**
- ADAU1962 data sheet
- ADAU1966 data sheet

**EVALUATION BOARD OVERVIEW**

This user guide details the design and setup of the evaluation board for the ADAU1962/ADAU1966. Because the ADAU1962 is a 12-channel device and the ADAU1966 is a 16-channel device, the DAC 13 through DAC 16 outputs do not function on the ADAU1962 evaluation board. The evaluation board must be connected to an external 12 V dc power supply and ground; the board draws approximately 150 mA.

On-board regulators derive 9 V, 5 V, and 3.3 V supplies for the ADAU1962/ADAU1966 and peripherals. The ADAU1962/ADAU1966 can be controlled through either an I2C or SPI interface. A small external interface board, EVAL-ADUSB2EBZ, also called an USBi, connects to a PC USB port and provides either I2C or SPI access to the evaluation board through a ribbon cable. A graphical user interface (GUI) program, the Automated Register Window Builder, is provided for easy programming of the chip in a Microsoft Windows PC environment. The evaluation board allows demonstration and performance testing of most ADAU1962/ADAU1966 features, including high performance digital-to-analog converter (DAC) operation.

The board has an S/PDIF receiver with RCA and optical connectors, as well as a discrete serial audio interface that is available on the Analog Devices, Inc. system development platform (SDP) interface. Analog outputs are accessible with two D-sub, 25-pin connectors using the professional audio standard. A single D-sub, 25-pin to XLR male cable is included with the board for connecting individual DAC channels to an audio system.

![EVALUATION BOARD DIAGRAM](image-url)

**Figure 1.**
# TABLE OF CONTENTS

Package Contents .............................................................................. 1  
Other Supporting Documentation ................................................. 1  
Evaluation Board Overview ............................................................ 1  
Evaluation Board Diagram .............................................................. 1  
Revision History ............................................................................... 2  
Setting Up the Evaluation Board .................................................... 3  
  Standalone Mode .......................................................................... 3  
  I²C and SPI Control ...................................................................... 4  
  Automated Register Window Builder Software Installation .. 4  
  Hardware Setup—USBi ............................................................... 4  
  Powering the Board...................................................................... 5  
  Reset for the Evaluation Board .................................................... 5  
  Setting Up the Master Clock (MCLK) .......................................... 6  
  Crystal Operation ......................................................................... 6  
  PLL Selection ................................................................................. 7  
  Digital Audio Connections and Routing ................................... 7  
  Connecting Analog Audio Cables .............................................. 8  
  Using the ADAU1962/ADAU1966 ............................................. 8  
  Schematics and Artwork ............................................................... 9  

# REVISION HISTORY

1/14—Rev. 0 to Rev. A  
Added ADAU1962 .............................................................. Universal  
Changes to Evaluation Board Overview Section and Figure 1 .. 1  

5/12—Revision 0: Initial Version
SETTING UP THE EVALUATION BOARD
STANDALONE MODE

The ADAU1962/ADAU1966 have a standalone mode that allows the user to choose between a limited number of operation modes without the need for a control interface. Applying a jumper across JP21, as shown in Figure 2, pulls SA_MODE (Pin 46) high, enabling the standalone mode in the ADAU1962/ADAU1966. The SA_MODE selections are listed in Table 1.

Table 1. Standalone Modes

<table>
<thead>
<tr>
<th>Pin(s)</th>
<th>Jumper Setting</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>42</td>
<td>0</td>
<td>Serial audio interface, master mode</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Serial audio interface, slave mode</td>
</tr>
<tr>
<td>43</td>
<td>0</td>
<td>MCLK select: 256 × fₛ, PLL</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>MCLK select: 384 × fₛ, PLL</td>
</tr>
<tr>
<td>44</td>
<td>0</td>
<td>CM = 2.25 V (for AVDD = 5 V)</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>CM = 1.50 V (for AVDD = 3.3 V)</td>
</tr>
<tr>
<td>45</td>
<td>0</td>
<td>Serial audio interface, I2S mode</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>Serial audio interface, TDM mode</td>
</tr>
<tr>
<td>32:31</td>
<td>00</td>
<td>TDM4, pulse</td>
</tr>
<tr>
<td></td>
<td>01</td>
<td>TDM8, pulse</td>
</tr>
<tr>
<td></td>
<td>10</td>
<td>TDM16, pulse</td>
</tr>
<tr>
<td></td>
<td>11</td>
<td>TDM50, 50% duty</td>
</tr>
</tbody>
</table>

On the ADAU1962/ADAU1966 evaluation board, each of the four ADAU1962/ADAU1966 control port pins is brought to a block of jumpers, allowing each pin to be assigned to either the I²C port or the SPI port. In standalone mode, these jumpers can connect the individual pins to high or low to put the ADAU1962/ADAU1966 in the desired mode.

The ADAU1962/ADAU1966 evaluation board arrives configured for S/PDIF input. The S/PDIF receiver operates as a clock master, putting out an I²S stream at 256 × fₛ. For a quick startup, the ADAU1962/ADAU1966 are in standalone mode with the settings shown in Figure 2. Pin 42 is pulled high (1) and Pin 43 to Pin 45 are pulled low (0). According to Table 1, this puts the ADAU1962/ADAU1966 in slave mode, running at 256 × fₛ, while common mode (CM) is set to 2.25 V and the audio serial port is in I²S mode. Notice in Figure 2 that the jumper for Pin 42 is assigned to 1 and that the other pins are assigned to 0.

Figure 3 shows the other options for each SA_MODE configuration pin; master mode, running at 384 × fₛ, CM set to 1.50 V, and the audio serial port in TDM mode. In the case where the ADAU1962/ADAU1966 are put in TDM mode, Pin 31 and Pin 32 can be pulled high or low to achieve the modes listed in Table 1. The correct pins are outlined in the top left corner of Figure 3, as DSD8 and DSD7.
**I2C AND SPI CONTROL**

The evaluation board can be configured for live control over the registers in the ADAU1962/ADAU1966. When the Automated Register Window Builder software is installed and the USBi control interface is plugged into the board, the software can control the ADAU1962/ADAU1966. For this configuration, the ADAU1962/ADAU1966 must be assigned to I2C mode using Address 00. See Figure 4 for the correct jumper positions.

The Automated Register Window Builder controls the ADAU1962/ADAU1966 and is available for download under the Tools, Software, & Simulation Models section of the ADAU1962 and ADAU1966 product pages. In addition, the ADAU1962/ADAU1966 can be put into SPI mode for control by other means. See Figure 5 for the correct jumper positions.

**AUTOMATED REGISTER WINDOW BUILDER SOFTWARE INSTALLATION**

The Automated Register Window Builder is a program that launches a graphical interface for direct, live control of the ADAU1962/ADAU1966 registers. The GUI content for a specific part is defined in a part-specific .xml file; these files are included in the software installation. To install the Automated Register Window Builder software, follow these steps:

1. Go to the ADAU1962 and ADAU1966 product pages and download the 64-Bit OS (ARWB_64BIT.zip) or 32-Bit OS (ARWB_32Bit.zip) file, which can be found under the Tools, Software, & Simulation Models section of the ADAU1962 and ADAU1966 product pages.
2. Open the downloaded.zip file and extract the files to an empty folder on your PC.
3. Install the Automated Register Window Builder by double-clicking setup.exe and following the prompts. A computer restart is not required.
4. Copy the .xml file for the ADAU1962/ADAU1966 from the extraction folder into the C:\ProgramFiles\Analog Devices Inc\AutomatedRegWin folder, if it is not already installed.

**HARDWARE SETUP—USBi**

To set up the USBi hardware, follow these steps:

1. Plug the USBi ribbon cable into J12, the I2C/SPI port.
2. Connect the USB cable to the PC and to the USBi.
3. When prompted for drivers, follow these steps:
   a. Choose Install from a list or a specific location.
   b. Choose Search for the best driver in these locations.
   c. Check the box for Include this location in the search.
   d. Find the USBi driver C:\ProgramFiles\Analog Devices Inc\AutomatedRegWin\USB drivers.
   e. Click Next.
   f. If prompted to choose a driver, select CyUSB.sys.
   g. If the PC is running Windows XP and a message appears saying that the software has not passed Windows logo testing, click Continue Anyway.
4. Open the Automated Register Window Builder application and load the .xml file for the part on the evaluation board. Plug the 10-way ribbon cable on the USBi into the I2C/SPI port (J12) on the evaluation board.
POWERING THE BOARD

The ADAU1962/ADAU1966 evaluation board requires a power supply input of 12 V dc and ground to the power jack; 12 V draws ~150 mA at higher sample rates with all channels running. The on-board regulators provide 9.0 V, 5.0 V, and 3.3 V rails. The 9.0 V rail is derived from 12 V by a linear regulator; it provides voltage to the audio op amp in the active output filter for Channel 1 and Channel 2. The 5.0 V rail is derived from 12 V by a switching regulator; it can supply AVDD as well as IOVDD for the ADAU1962/ADAU1966 and other peripherals. The 3.3 V rail is derived from the 5.0 V supply by an LDO linear regulator; it provides voltage to AVDD and IOVDD as well as other active peripherals.

AVDD and IOVDD are selected on the board using 0 Ω, 0805 package resistors. Install only one resistor for each load, AVDD and IOVDD, as described in Figure 6. Figure 6 shows AVDD fed from 5.0 V and IOVDD fed from 3.3 V.

Links are provided along each ADAU1962/ADAU1966 power rail to give access for current measurement (see Figure 8). These links also allow directly supplying voltage from an outside source.

RESET FOR THE EVALUATION BOARD

The ADAU1962/ADAU1966 evaluation board has provision for resetting and powering down the ADAU1962/ADAU1966. S2 on the evaluation board, shown in Figure 9, is a momentary reset switch that pulls the master reset (MR) line low; this line controls the reset generator U10. MR is also connected to the USBi and SDP INTF connectors through steering diodes and protection resistors so that outside devices can control the reset state of the evaluation board, as shown in Figure 26. The power down jumper, JP5, allows the MR line to be tied low. The output of the reset generator drives the PU_/RST line.

The PU_/RST line is directly connected to two devices: the S/PDIF receiver and the ADAU1962/ADAU1966. A pull-down resistor holds the line low until the reset generator, U10, asserts the line high, as shown in Figure 26. The PU_/RST line is also connected to a pin on the SDP INTF through a steering diode and protection resistor, allowing external reset control.
SETTING UP THE MASTER CLOCK (MCLK)

The MCLK routing on the evaluation board is handled by a block of jumpers, J5, allowing any one of four sources to be selected: SPDIF, SMA connector, active OSC, and INTF connector. The board comes with SPDIF selected, as shown in Figure 10.

![Figure 10. SPDIF Selected as MCLK Source](image)

The evaluation board has a 12.288 MHz active oscillator that can be selected by shorting the OSC_EN jumper, JP8, and selecting OSC on J5, as shown in Figure 11.

![Figure 11. Active OSC-Enabled and Selected as MCLK](image)

When using the SDP interface to add serial audio onto the evaluation board, MCLK can either be supplied by the SDP board, or it can be supplied by the MCLKO pin of the ADAU1962/ADAU1966.

To route MCLK from the ADAU1962/ADAU1966 to the SDP interface, remove the shorting jumper from JP6 (MCLK_SEL); this changes the direction of the level translators and feeds a buffered version of the MCLK signal from the ADAU1962/ADAU1966 to the E13_MCLK pin on the SDP interface.

CRYSTAL OPERATION

The ADAU1962/ADAU1966 evaluation board is shipped without R49 on the board, effectively disabling the crystal circuit. For operation with a crystal, install a 150 Ω, 0402 resistor and remove any jumpers from J5. For permanent use of the crystal, remove the 0 Ω resistor, R39.
PLL SELECTION

The PLL in the ADAU1962/ADAU1966 is very flexible, allowing the part to run from a wide range of either MCLK or LRCLK frequencies. It is also possible to shut the PLL off altogether and use the part in direct MCLK mode; functionality with no PLL is limited to 256 × fS.

By default, the ADAU1962/ADAU1966 run from the PLL using MCLK as the clock source. The MCLK loop filter must be selected using JP2, as shown in Figure 14.

Figure 14. MCLK Selection for PLL Loop Filter

DLRCLK can be selected as the PLL clock source using the PLL and Clock Control Register 0, Register 0x00, Bits[7:6]. In this case, the LRCLK loop filter must be selected, as shown in Figure 15. If DLRCLK is selected as the PLL clock, there is no need for an MCLK signal.

Figure 15. LRCLK Selection for PLL Loop Filter

DIGITAL AUDIO CONNECTIONS AND ROUTING

The ADAU1962/ADAU1966 evaluation board has two separate inputs for digital audio signals: S/PDIF and SDP interface. The S/PDIF receiver can handle either of two options: COAX uses the RCA jack, J1, and OPT uses the Toslink jack, U1. The S/PDIF input is selected using S1, as shown in Figure 16.

Figure 16. S/PDIF Input Selector Switch, SW1

A series of resistors is provided to set the functional mode of the S/PDIF receiver. By default, the S/PDIF receiver runs in master mode, 256 × fS, I²S format; consult the data sheet for the S/PDIF receiver to make changes to the hardware mode.

The jumpers shown in Figure 17 are set for the S/PDIF receiver to drive the DBCLK and DLRCLK clock ports and the eight DSDATAx lines of the ADAU1962/ADAU1966. JP22 selects the input to the buffer; the output of this buffer shows up on the right-hand column of JP13 to JP20. The pins in the middle column of these jumpers are connected to the DSDATAx pins of the ADAU1962/ADAU1966 through the appropriate line termination. DBCLK and DLRCLK selections are made with JP10 and JP12, respectively, where the middle pins are connected to the DBCLK and DLRCLK pins of the ADAU1962/ADAU1966.

Figure 17. S/PDIF Data and Clock Routing

The SDP interface, J6 and J8, make up a standard interconnect within Analog Devices. They provide for transfer of digital audio, clocks, and control between boards. For additional information, see the pinout included in the schematic in Figure 28.
Figure 18 shows the jumpers configuration for using the SDP interface connector as the digital audio source. JP22 is set so that the DSDATA1 source from the SDP interface is driving the buffer, and this buffer is connected to all eight/six DSDATAx inputs of the ADAU1962/ADAU1966. JP10 and JP12 are set for the ADAU1962/ADAU1966 to run in slave mode from clocks supplied by the SDP interface.

 CONNECTING ANALOG AUDIO CABLES
There are two forms of the analog outputs of the ADAU1962/ADAU1966 evaluation board: differential outputs and single-ended outputs.

The differential outputs appear on through hole test points as well as on 25-way, female D-sub connectors. The pinout of these D-sub connectors follows the professional audio standard for eight differential signals on a single jack. A single 25-pin male D-sub to XLR male harness has been provided for testing and evaluation purposes. These cables are widely available on the open market.

The differential outputs of the ADAU1962/ADAU1966 drive the connectors directly through a simple 1-pole RC filter and appropriate ac coupling.

Channel 1 and Channel 2 are also available as single-ended outputs on a stereo, 3.5 mm stereo jack, J14. The J9 and J10 jumpers assign the differential outputs of the DAC to either the passive differential output or the active single-ended filter.

Figure 19 shows J9 and J10 set for the passive differential output available on the D-sub connector.

Figure 20 shows J9 and J10 set for the active single-ended output available on the 3.5 mm TRS connector, J14.

USING THE ADAU1962/ADAU1966
When the ADAU1962/ADAU1966 start in standalone mode, it is operational upon power up.

If the ADAU1962/ADAU1966 are not powered up in standalone mode, the USBi must be connected to set the appropriate registers to make the part operational. First, the ADAU1962/ADAU1966 must be activated using the PLL and Clock Control 0 register (Address 0x00) by setting the PUP bit (Bit 0) to 1 for master power-up. Next, using the DAC Control 0 register (Address 0x06) set the MMUTE bit (Bit 0) to 0 for normal operation. The ADAU1962/ADAU1966 now pass audio in its default mode: FS, 256 × fS, slave mode, and CM = 2.25 V.

If different settings are desired, it is recommended to program the custom settings before unmuting the part.
Figure 21. ADAU1962/ADAU1966 Evaluation Board Block Diagram Schematic, Page 1

**Power Supply Regulators**
- 5v0 = Switching Supply
- 3v3 = Linear Supply derived from 5v0
- IOVDD and AVDD select using OR00
- OP AMP = 9v0 Linear Adjustable

3v3 for SPDIF Core
IOVDD comes from DUT IOVDD

**SPDIF Receiver**
- Optical and Coax In
- Hardware Mode
- Control Jumpers

BCLK, LRCLK
SDATA Jumps with Buffer
Allows for Direct Connect to DUT

**DSP/FPGA Interface**

---

**SPDIF Core**

**DAC Diff Out 3-8 Passive RC 1 pole**

**DAC Diff Out 1-2 Passive RC 1 Pole**

**DAC SE Out 1-2 Active Filter**
SE output on TRS Mini Jack

CM Output on TP

---

**Int Reg Xistor**

**PLLVDD**

**DVDD**

**AVDD** = 5v0 / 3v3

**IOVDD** = 5v0 / 3v3

Single jumpers for each supply for current measurement

---

**MCLK Sources**

- SPDIF
- Active OSC
- DSP Intf
- EXT In

**USBi Control port**
- PD Jump
- SA_Mode Jumps
- COM Port Jumps
- Reset Switch

12 VDC Input
Desktop Supply
24 VDC Input MAX!

3v3 for SPDIF Core
IOVDD comes from DUT IOVDD

---

**OP AMP = 9v0 Linear Adjustable**
Figure 23. ADAU1962/ADAU1966 Evaluation Board, DAC Outputs, CH1 and CH2 Active Buffer and CH1 to CH4 Passive Filters Schematic, Page 3
Figure 24. ADAU1962/ADAU1966 Evaluation Board, RC Output Filters and D-Sub 25-Pin Connectors Schematic, Page 4
Figure 25. ADAU1962/ADAU1966 Evaluation Board, BCLK, LRCLK, and SDATA Jumpers and Routing Schematic, Page 5
Figure 26. ADAU1962/ADAU1966 Evaluation Board, MCLK Source, USBi Interface, CLKOUT Feed, and Reset Generator Schematic, Page 6
Figure 27. ADAU1962/ADAU1966 Evaluation Board, Level Shift and Clock Direction Control Schematic, Page 7
Figure 28. ADAU1962/ADAU1966 Evaluation Board, SDP Interface Connectors Schematic, Page 8
Figure 29. ADAU1962/ADAU1966 Evaluation Board, S/PDIF Receiver Schematic, Page 9
It is very important that each load only have one 0R00 installed.

Plane decoupling

3.3V Linear Supply

5.0V Switching Supply

It is very important that each load only have one 0R00 installed.

op amp supply = 9V

3.3V Linear Supply

5.0V Switching Supply

It is very important that each load only have one 0R00 installed.

op amp supply = 9V

3.3V Linear Supply

5.0V Switching Supply

It is very important that each load only have one 0R00 installed.

op amp supply = 9V

3.3V Linear Supply

5.0V Switching Supply

It is very important that each load only have one 0R00 installed.

op amp supply = 9V

3.3V Linear Supply

5.0V Switching Supply

It is very important that each load only have one 0R00 installed.
Figure 32. ADAU1962/ADAU1966 Evaluation Board, Top Layer Copper
Figure 33. ADAU1962/ADAU1966 Evaluation Board, L2 Ground
I2C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

ESD Caution

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on circuits subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Legal Terms and Conditions

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement.