Evaluation Board for the **AD9520-0, AD9520-1, AD9520-2, AD9520-3, AD9520-4, and AD9520-5** Product Series

### FEATURES
- Simple power connection using 6 V wall adapter and on-board LDO voltage regulators
- LDOs are easily bypassed for power measurements
- 5 ac-coupled differential LVPECL SMA connectors
- 7 LVPECL differential headers for additional outputs
- SMA connectors for 2 reference inputs, Charge pump output, Clock distribution input
- USB connection to PC
- Microsoft Windows-based evaluation software with simple graphical user interface
- On-board PLL loop filter
- Easy access to digital I/O and diagnostic signals via I/O header
- Status LEDs for diagnostic signals

### APPLICATIONS
- Clocking of analog-to-digital and digital-to-analog converters up to 2.9 GHz
- Networking and communications line cards
- Test and measurement equipment
- Wireless base stations, controllers
- Clock cleanup/jitter attenuation
- Clock distribution

### GENERAL DESCRIPTION
The AD9520 product series from AD9520-0 to AD9520-5 are very low noise phase-locked loop (PLL) clock synthesizers featuring an integrated voltage controlled oscillator (VCO), clock dividers, and up to 24 outputs. The AD9520 product series features automatic holdover and a flexible reference input circuit allowing very smooth reference clock switching. The AD9520 product family also features the necessary provisions for an external VCXO.

The AD9520 evaluation board is a compact, easy to use platform for evaluating all features of the AD9520-0 to AD9520-5. This user guide covers all six versions of the AD9520 product family.

Although the Quick Start Guide to the AD9520 PLL section applies specifically to the AD9520-4, increasing the N (feedback) divider and channel divider increases the VCO frequency to the allowable frequency range of other AD9520 versions.

For the AD9520-5, which lacks the internal VCO, certain portions of this user guide that apply to the internal VCO (such as VCO calibration) can be ignored.

This document covers the AD9520 family. The AD9522 family, which is identical to the AD9520 except that it has low voltage differential signaling (LVDS) outputs, is covered in the UG-077.

For convenience, detailed information from the AD9520 data sheet has been included here. Use this user guide in conjunction with the AD9520 and AD9522 data sheets and software documentation available from the Analog Devices, Inc. website.
TABLE OF CONTENTS

Features ........................................................................................................... 1
Applications .................................................................................................... 1
General Description .................................................................................... 1
AD9520 Evaluation Board ........................................................................... 1
Revision History ......................................................................................... 2
Evaluation Board Hardware ........................................................................ 3
  Power and PC Connections ..................................................................... 3
  Signal Connections ............................................................................... 3
  Bypassing the Wall Power Supply ....................................................... 3
  Bypassing the PLL (Clock Distribution Only) ........................................ 3
  Using an External VCXO ...................................................................... 3
  Using I²C Serial Port Mode ............................................................... 3
Evaluation Board Software ........................................................................ 4
  Software Installation ............................................................................ 4
  Running the Software ........................................................................... 4
Quick Start Guide to the AD9520 PLL .................................................... 5
Evaluation Software Components .......................................................... 7
  Main Window ....................................................................................... 7
  PLL Reference Input Window ............................................................ 8
  PLL Configuration Window ............................................................... 8
  REFMON, STATUS, and LD Buttons ................................................ 8

REVISION HISTORY

5/2017—Rev. 0 to Rev. A
Changes to Title and General Description Section ......................... 1
Changes to Power and PC Connections Section, Signal Connections Section, Bypassing the Wall Power Supply Section, and Using I²C Serial Port Mode Section 3
Changes to Software Installation Section and Running the Software Section ........................................... 4
Added Table 1 Caption ........................................................................... 5
Change to Figure 6 Caption ................................................................. 5
Changes to PLL Reference Input Window Section, PLL Configuration Window Section, and REFMON, STATUS, and LD Buttons ........................................... 8
Changes to SYNC, PD (Power Down), and RESET Buttons Section, and Reference (R) Divider Window Section ................. 9

Register W/R Box ..................................................................................... 9
SYNC, PD (Power Down), and RESET Buttons .................................. 9
EEEPROM Control Window ................................................................. 9
Reference (R) Divider Window ............................................................ 9
Feedback (N) Divider Window .............................................................. 10
R and N Delay Window ........................................................................ 10
Phase Frequency Detector (PFD) Window .......................................... 10
Charge Pump Setup Window .............................................................. 11
Zero Delay Window ............................................................................. 11
VCO Calibration Window ...................................................................... 11
Channel Divider Window .................................................................... 11
Output Driver Window ......................................................................... 12
Debug Window ..................................................................................... 12
Evaluation Software Menu Items ....................................................... 13
  Menu Bar ......................................................................................... 13
AD9520 PLL Loop Filter ......................................................................... 14
Using the Evaluation Board to Program an AD9520 on a User Board ........................................................................... 15
AD9520 Binary File Generation ........................................................... 16
  Checksum Generation ....................................................................... 16
  Avoiding Checksum Mismatches ...................................................... 16
Changes to Feedback (N) Divider Window Section and R and N Delay Window Section ........................................... 10
Changes to Channel Divider Window Section .................................... 11
Changes to Output Driver Window Section ........................................... 12
Changes to Load Setup Section, Select Evaluation Board Section, Configure Serial Port Section, Debug Section, and Operational Modes Menu Section ........................................... 13
Changes to AD9520 PLL Loop Filter Section ..................................... 14
Changes to Using the Evaluation Board to Program an AD9520 on a Customer Board Section ...................................................... 15
Changes to AD9520 Binary File Generation Section and Avoiding Checksum Mismatches Section ................................. 16

1/2010—Revision 0: Initial Version
EVALUATION BOARD HARDWARE

The following instructions are for setting up the physical connections to the AD9520 evaluation board.

When connecting the evaluation board to a PC for the first time, the user must install the evaluation software prior to connecting the evaluation board.

POWER AND PC CONNECTIONS

Perform the following steps, in order, to begin using the evaluation board.

1. Install the AD9520 evaluation software. Administrative privileges are required for installation. The 64-bit versions of Windows® are not supported.

2. Connect the wall power supply to the main power connector, labeled P2. The following five LEDs then turn on: CR1 (USBSTAT), CR7 (VS), CR8 (VS-CP), CR9 (VS_USB), and CR10 (VS_lvpecl).

3. Connect the USB cables to the evaluation board and the PC. The LED labeled CR2 (VBUS) on the AD9520 evaluation board illuminates and the CR1 (USBSTAT) LED starts blinking.

4. If the Found New Hardware Wizard window automatically appears when the evaluation board is connected, select Install the software automatically and click Next. The Found New Hardware Wizard window may appear twice, and a system restart may be required.

Refer to the Evaluation Board Software section for details on running the AD9520 evaluation board software.

If the USBSTAT LED is not blinking, ensure that

- Jumpers are installed on Position S1 and on the SPI position of S2.
- The jumper on S4 is across the center pin and the minus symbol.
- The USB port on the PC is operational and that the USB cable is not damaged.

SIGNAL CONNECTIONS

To connect signals, connect a signal generator to the J10 SMA connector. By default, the reference inputs on this evaluation board are ac-coupled and terminated with 50 Ω to ground. An amplitude setting of 0 dBm to 6 dBm is acceptable.

To connect a signal to REF2, connect that signal to the J13 SMA connector. DC-coupling is recommended in applications requiring automatic hitless reference switching. There is a possibility that the AD9520 receive buffer can chatter when an ac-coupled clock stops toggling.

Connect an oscilloscope, spectrum analyzer, or other lab equipment to any of the J0 to J9 SMA connectors on the right side of the board.

OUT0 through OUT8 are ac-coupled low voltage positive emitter coupled logic (LVPECL) outputs. OUT9 through OUT11 are dc-coupled and have no output termination. These outputs are intended to allow the user to evaluate the AD9520 output driver in complementary metal-oxide semiconductor (CMOS) mode. To use OUT9 through OUT11 in LVPECL mode, replace the 0 Ω resistors with 0.1 μF capacitors, and install 200 Ω pull-down resistors.

BYPASSING THE WALL POWER SUPPLY

To bypass the wall power supply, remove the following ferrite beads (on the backside of the board): F7, F4, F2, and F6. Next, connect a bench power supply to TB1 on the evaluation board. Bypassing is useful for making AD9520 power consumption measurements.

BYPASSING THE PLL (CLOCK DISTRIBUTION ONLY)

To bypass the PLL, connect a signal generator to the SMA connector labeled CLK. By default, this connection is ac-coupled to the CLK pin, and terminated with 50 Ω to ground. Refer to the Evaluation Software Components section for details on running the AD9520 evaluation board software.

USING AN EXTERNAL VCXO

To use an external VCXO,

1. Install a 0 Ω resistor at R9 and remove R8.
2. Connect a loop filter and the external VCO/VCXO input to J12.
3. Connect the external VCO/VCXO output to the J11 SMA connector (CLK input).

USING I2C SERIAL PORT MODE

To use FC serial port mode,

1. Move jumper S2 to the center and left (FC) pins.
2. Move jumper W1 to the center and left (FC) pins.
3. Select the desired FC address using jumper SS and jumper S6. Note that SS = S6 = high is reserved for SPI mode.
4. In the evaluation software, click Configure Serial Port from the I/O menu (see Figure 24).
5. Click Reset Serial Port, and then click Detect Current Configuration. A dialog box appears and acknowledges the FC mode and address.
EVALUATION BOARD SOFTWARE

Use the following instructions to set up the AD9520 evaluation board software.

SOFTWARE INSTALLATION

Do not connect the evaluation board until the software installation is complete.

1. The latest evaluation software and documentation can be downloaded from the Analog Devices website.

2. If the software was downloaded, skip to Step 3. If using the CD, insert the AD9520 evaluation software CD. Double-click My Computer, and then double-click the AD9520EV CD icon. A window opens showing the contents of the CD divided into four sections: Datasheet, Layout, Schematic, and Software. The file named readme.txt contains a description of the CD contents and may contain additional as well as any last minute instructions or information. Double-click the Software folder.

3. Double-click AD9520Eval_Setup1.1.0.exe. (Note that the website may have a newer version.) Follow the installation instructions. The default installation location for the evaluation software is C:\Program Files\Analog Devices\AD9520 Eval Software\.

RUNNING THE SOFTWARE

Power up and connect the evaluation board to the PC. See the Evaluation Board Hardware section for details on the various connectors on the evaluation board.

1. Double-click AD9520 Eval Software to run the AD9520 evaluation software. Depending on whether the evaluation board was found by the software, either light blue text appears in a pop-up window indicating that the evaluation board was found, or red text appears indicating that the evaluation board was not found.

2. If the evaluation board is found, click anywhere in the pop-up window with the Evaluation Software Ready message, and the main window for the software appears. Proceed to the Evaluation Software Components section for details about running the software.

If the evaluation board is not found, a dialog box appears allowing the user to select which AD9520 evaluation board is connected while the software runs in standalone mode. Standalone mode is useful for viewing and generating register setup files.

See the Evaluation Board Hardware section for instructions to connect the evaluation board. Alternatively, the user can use the software in standalone mode, and specify which version of the AD9520 is used. The standalone mode is useful for verifying register settings for a given PLL setup.

If the evaluation board is connected while the evaluation software is running, the window in Figure 2 appears to prompt the user to load the evaluation board with the evaluation software settings or read the evaluation board with the evaluation software settings.

If the evaluation board was not automatically detected when it was connected, the user can also click Select Evaluation Board from the I/O menu (see Figure 24), and select Ezssp-0, Ezssp-1, or Ezssp-2.

See the Evaluation Software Components section for a description of the evaluation software features, or the Quick Start Guide to the AD9520 PLL section for details on the individual blocks of the AD9520.
QUICK START GUIDE TO THE AD9520 PLL

When the evaluation software is installed, the evaluation board is connected, and the software is loaded, use the following steps to configure and lock the PLL. These steps assume that the input signal is present, the evaluation board has not been modified, and that the PLL loop filter is suitable for the user’s application.

This quick start guide covers only simple PLL operation to start the PLL. See the AD9520 data sheet and Evaluation Software Components section for a detailed explanation of the various AD9520 features.

The following case is an example for the AD9520-4 using the values in Table 1.

Table 1. Default Parameter Values

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Frequency</td>
<td>19.44 MHz on REF1</td>
</tr>
<tr>
<td>Output Frequency</td>
<td>148.5 MHz</td>
</tr>
<tr>
<td>Reference Divider</td>
<td>72</td>
</tr>
<tr>
<td>Phase Detector Frequency</td>
<td>270 kHz</td>
</tr>
<tr>
<td>Feedback Divider</td>
<td>5500</td>
</tr>
<tr>
<td>VCO Frequency</td>
<td>1485 MHz</td>
</tr>
<tr>
<td>VCO Divider</td>
<td>2</td>
</tr>
<tr>
<td>Channel Divider</td>
<td>5</td>
</tr>
</tbody>
</table>

1. Turn the PLL on by selecting Normal Op from the PLL MODE box found at the top of the main window (see Figure 8).
2. Enter the intended reference input frequency (in megahertz) in the REF 1 (MHz) box at the upper left corner of the main window.
3. Click the triangular buffer symbol immediately to the right of the input reference frequency text boxes (see Figure 4) to open the Reference Input Control window shown in Figure 5. Turn the REF1 reference input buffer on by selecting the Enable REF 1 check box, and then click OK.
4. When the window closes, the WRITE button under the REGISTER W/R section in Figure 8 blinks red. This indicates that there are settings that have not been loaded to the AD9520 evaluation board. Click the blinking red WRITE button to load these settings to the evaluation board.
5. Select the VCO as the input to the clock distribution circuitry by clicking the mux symbol that is located immediately to the right of the VCO (MHz) box (see Figure 6).
6. When the VCO is selected, the border of the VCO (MHz) box changes from gray to black. The current VCO frequency is shown in the VCO (MHz) box.
7. Program the R (reference) divider by clicking the **R DIVIDER** box at the top of the main window. Set the desired value and click **OK** (see Figure 13).

8. Program the N (feedback) divider by clicking the **N DIVIDER** box at the top of the main window. Set the desired value and click **OK**. For this example, N = 5500 can use 8/9 dual modulus mode with A = 4 and B = 687.

9. Set the charge pump current (1.2 mA in this case) by clicking the **CHARGE PUMP** box in the upper right corner of the main window, and click **OK**.

10. Note that if the desired configuration has the a phase detector frequency above 50 MHz, an antibacklash pulse width of 1.3 ns may work better. This setting is accessed by clicking the **PFD** box to the left of the **CHARGE PUMP** box. However, this setting normally does not need to be modified.

11. Set the VCO divider by clicking the green **VCO** box in the center of the main window immediately to the left of the **Cal VCO** button.

12. Power down unused drivers by clicking the numbered triangular symbol (see Figure 7) on the right side of the main window, and then clicking **Safe Power Down**.

13. Set the channel dividers by clicking **DIVIDER 0** through **DIVIDER 3**, and entering the divider ratio.

14. Click the flashing red **WRITE** button under the **REGISTER W/R** section. This loads the desired settings to the AD9520 evaluation board.

15. Click the blinking yellow **Cal VCO** button to open the VCO calibration window. The default VCO divide ratio (16) works for all applications. Click the **Cal VCO** button in the **Calibrate VCO** window to begin calibration (see Figure 19). The PLL is now locked and the lock detect (LD) LED on the left side of the board is on.
EVALUATION SOFTWARE COMPONENTS

MAIN WINDOW

The AD9520 evaluation software is composed of subsections that correspond to the major functional blocks of the AD9520. These subsections are listed in the following sections, and each of these subsections has its own window. From the main window, each functional block can be accessed by clicking that block in the main window.

When a subwindow closes after clicking OK, the WRITE box on the main window (under the REGISTER W/R section) may blink red. This indicates that there are settings that have not been loaded to the AD9520 evaluation board. Clicking the blinking red WRITE box loads these settings to the evaluation board.
PLL REFERENCE INPUT WINDOW

The Reference Input Control window is shown in Figure 10 and is accessed by clicking either of the triangular buffer symbols immediately to the right of the REF 1 (MHz) and REF 2 (MHz) input reference frequency boxes (see Figure 9).

Figure 9. Buffer Symbol

This window is used to enable the PLL reference inputs, which are powered down by default.

Select Enable REF 1, Enable REF 2, or both to enable the appropriate reference input and click OK when finished. If a differential input is used, select the Use Differential Ref Mode (Unchecked = Single-Ended Mode) check box. Note that this mode must not be used simultaneously with Enable REF 1 or Enable REF 2.

The remaining six check boxes control the reference switchover modes. If Disable Switchover De-Glitch is activated, the AD9520 maintains the phase relationship between the active input and PLL output during a reference switchover. Otherwise, the AD9520 minimizes the phase disturbance at the output during a reference switchover.

The user must check Enable XTAL Oscillator if intending to connect a crystal to the reference input.

Enable PLL CMOS Ref Input DC Offset forces the dc bias point of the single-ended reference input to be different from the switching point, and is useful for preventing an ac-coupled input from chattering when the reference input is lost.

PLL CONFIGURATION WINDOW

The PLL Configuration window shown in Figure 11 is opened by clicking the Config PLL button on the main screen. The window has three sections: SyncB Counter Reset Mode, PLL Status Registers, and Settings.

Figure 11. PLL Configuration Window

The SyncB Counter Reset Mode section indicates whether the R, A, and B counters are reset when the SYNC pin is activated, and controls Register 0x019, Bits[7:6]. See the AD9520 data sheet for more details.

The PLL Status Registers section allows the user to see the current value of the readonly PLL status register, Address 0x01F. This function is useful for ensuring that the AD9520 VCO has finished VCO calibration, and that the PLL is locked.

The Settings section controls the various PLL settings such as holdover. The AD9520 data sheet describes these functions in detail.

REFMON, STATUS, AND LD BUTTONS

These three blue buttons (REFMON, STATUS, and LD) allow the user to select which signals appear at the REFMON, STATUS, and LD pins at Connector P1. Connector P1 is located in the center of the evaluation board. The pins in the left column of Connector P1 are ground pins, and the ones in the right column are signal pins.

There are many useful diagnostic signals available at these pins. The R divider output is particularly useful. In the example used in the Quick Start Guide to the AD9520 PLL section, the 80 kHz signal is visible on the STATUS pin to ensure that the reference inputs and R divider are working properly.

Dynamic signals (such as the R divider output) are primarily intended for diagnostics. These diagnostic signals may adversely affect PLL performance in critical applications if left on in normal operation.
REGISTER W/R BOX

The REGISTER W/R (write/read) box has three buttons and three check boxes.

The WRITE button transfers the values stored in the evaluation software to the evaluation board. It blinks red when register values have changed.

The READ button transfers the values stored in the evaluation board to the evaluation software.

The UPDATE button issues an I/O update command by writing 0x01 to Register 0x232.

Selecting the All check box transfers all of the registers when the WRITE button is clicked. When this box is cleared, only the registers whose value has changed are written.

Selecting the Auto check box adjacent to the WRITE box forces the evaluation software to write the register changes to the evaluation board automatically when they occur.

Selecting the Auto check box adjacent to the UPDATE box forces the evaluation software to issue an I/O update command whenever registers are written to the AD9520.

SYNC, PD (POWER DOWN), AND RESET BUTTONS

The SYNC, PD, and RESET buttons allow the user to control the SYNC, PD, and RESET pins on the AD9520.

Each button has three options: Strobe, Latch, and Release. Strobe activates the pin, and then releases it. Latch holds the pin active until the Release command is issued.

EEPROM CONTROL WINDOW

The EEPROM Control window shown in Figure 12 is accessed by clicking the EEPROM button near the lower left corner of the main window.

To store the current register settings of the AD9520 to the EEPROM, click the Program EEPROM button (see Figure 12). Check the EEPROM Status Registers section on the right side of the window to verify that the operation is successful.

To load the values stored in the EEPROM, ensure that the EEPROM pin is pulled high and reset the AD9520.

The EEPROM pin is pulled high by placing the S4 EEPROM jumper (located in the lower left corner of the evaluation board) across the center and right (high) pin.

The user can reset the AD9520 by clicking the red RESET button in the lower left corner of the main window, and selecting Strobe ResetB.

REFERENCE (R) DIVIDER WINDOW

The R divider window shown in Figure 13 is accessed by clicking the R DIVIDER box in the main window. It allows the user to set the reference divider. If this box is colored gray, the PLL is off. To turn the PLL on, click the PLL MODE box at the top of the main window, and select Norm Op.

This window has a check box for holding the R divider in reset. When the R divider is held in reset, the PLL loop is opened. Therefore, this feature is seldom used.

The reference input path also has a reference multiply-by-2 (labeled X2 in the main window) check box that controls the reference clock doubler. This frequency doubler can be used to double the phase detector frequency of the PLL, and is described in detail in the AD9520 data sheet.
FEEDBACK (N) DIVIDER WINDOW

The **N Divider** window shown in Figure 14 is accessed by clicking the **N DIVIDER** box. It allows the user to set the feedback divider. If this box is colored gray, the PLL is off. To turn the PLL on, click the **PLL MODE** box at the top of the main window and select **Norm Op**.

![Figure 14. N Divider Window](image)

The various modes of the N divider are described in detail in the AD9520 data sheet. For most applications, the 8/9 or 16/17 dual modulus modes are used. For applications requiring a divider value larger than 131119, the 32/33 mode is provided. Different applications require different settings, and the user can experiment with the different settings.

The evaluation software has internal checking to ensure that invalid settings are not programmed. For example, the B counter must always be larger than the A counter. Another restriction is that 8/9 dual modulus mode cannot be used for VCO frequencies greater than 2400 MHz. In cases where a feedback divider restriction cannot be resolved, the user may need to adjust the R (reference) divider to allow a different feedback divider value. For example, it is not possible to use the internal VCO and a feedback divider of 30. However, the R divider can be doubled, which allows a feedback divider of 60.

The feedback divider window has a check box for holding the N divider in reset. When the N divider is held in reset, the PLL is open. Therefore, this feature is seldom used.

R AND N DELAY WINDOW

The **N delay** window shown in Figure 15 is accessed by clicking the **N DELAY** box on the main window. The **R DELAY** box is identical to the **N DELAY** box. These delay settings, which are most often used in zero delay mode, allow the user to vary the static phase offset of the PLL.

![Figure 15. N Delay Window](image)

PHASE FREQUENCY DETECTOR (PFD) WINDOW

The **Phase Frequency Detector (PFD)** window shown in Figure 16 is accessed by clicking the **PFD** box in the main window.

![Figure 16. Phase Frequency Detector Window](image)

The features accessible in this window are described in detail in the AD9520 data sheet. The most commonly used settings are **Anti-Backlash Pulse Width** and **Lock Detect Counter**.

For phase detector frequencies greater than 50 MHz, the PLL may work better with the 1.3 ns antbacklash pulse width setting.

Setting the **Lock Detect Counter** to values greater than 5 PFD cycles can be useful in applications where the loop bandwidth is low and the lock detect counter chatters during acquisition.
**CHARGE PUMP SETUP WINDOW**

The Charge Pump Setup window shown in Figure 17 is accessed by clicking the Charge Pump box in the main window.

![Figure 17. Charge Pump Setup Window](image)

This window is most often used to vary the charge pump current.

The window also has a check box for setting the charge pump voltage to \( V_{CP}/2 \), which is useful for debugging the PLL and isolating the output driver section of the AD9520 from the PLL section.

**ZERO DELAY WINDOW**

The Zero Delay window shown in Figure 18 is accessed by clicking the Zero Delay box in the main window.

![Figure 18. Zero Delay Window](image)

When internal zero delay mode is selected, the window shrinks because only Divider 0 can operate in the internal zero delay mode.

**VCO CALIBRATION WINDOW**

The Calibrate VCO window shown in Figure 19 is accessed by clicking the Cal VCO button in the main window.

![Figure 19. Calibrate VCO Window](image)

A valid reference input signal must be present to complete VCO calibration, and the VCO must be recalibrated any time the VCO frequency changes by more than 40 MHz.

A VCO divider of 16 is suitable for all applications. However, for applications where the phase detector frequency is <12 MHz, using a smaller VCO calibration divider reduces calibration time. Refer to the AD9520 data sheet for more details.

**CHANNEL DIVIDER WINDOW**

The channel divider window shown in Figure 20 is accessed by clicking the appropriate channel divider. It is usually sufficient to change only the divide ratio because the evaluation software and the AD9520 duty cycle correction feature ensure that the output duty cycle remains very close to 50%.

![Figure 20. Channel Divider Window](image)

The user can also vary the phase offset by changing the Phase Offset Bits setting. However, for the new phase to take effect, the SYNC signal must be toggled via the SYNC button in the lower left corner of the main window.
OUTPUT DRIVER WINDOW

The output driver window shown in Figure 22 is accessed by clicking any of the numbered triangular output driver symbols on the right side of the main window (see Figure 21).

OUT0 through OUT8 are ac-coupled with 200 Ω pull-down resistors on each output. This termination scheme is ideal for LVPECL drivers. However, this scheme degrades the CMOS driver performance. Improved CMOS driver performance is achieved by removing the 200 Ω pull-down resistors.

OUT9 through OUT11 have no termination resistors, and are ideally configured for CMOS operation. If the user wants to use these drivers in LVPECL mode, pull-down resistors must be added to the board. If the user wants to put 50 Ω termination at the SMA connectors of OUT9 through OUT11, add series decoupling capacitors so that the termination on OUT9 through OUT11 is identical to OUT0 through OUT8.

DEBUG WINDOW

The Debug window shown in Figure 23 is accessed by clicking the Debug option from the View menu. The Serial I/O section of this window is a convenient way to read and write registers directly.
EVALUATION SOFTWARE MENU ITEMS

MENU BAR

File Menu
The file menu has the following options.

Load Setup
Clicking Load Setup loads a previously saved AD9520 setup file (.stp). A setup file is a text file that contains the AD9520 register setup file, plus any evaluation board settings. Note that the user must still perform a VCO calibration.

Save Setup
Clicking Save Setup saves an AD9520 setup file (.stp). A setup file is a text file that contains the AD9520 register setup file, plus any evaluation board settings.

Generate Binary File
Click this menu option to generate binary setup files that can be used by EEPROM programmers.

Exit
Click Exit to exit the evaluation software. No checking is performed to ensure that the existing setup is saved.

I/O Menu
The I/O menu includes the following options.

Select Evaluation Board
The AD9520 evaluation system allows one PC to control multiple evaluation boards. This window allows the user to select which evaluation board the software is controlling. Click Refresh List to detect a recently connected evaluation board (see Figure 25).

Configure Serial Port
The I/O Interface window allows the user to control how the USB controller interacts with the AD9520 serial port (see Figure 26).

If using I²C mode, this window allows the user to select which address to use. Note that it must correspond to the S5 and S6 jumper settings on the evaluation board. The user can also click Detect Current Configuration to discover which I²C address is active (see Figure 26).

However, if attempting to program an AD9520 on a remote board via a header cable from Connector P1, the I²C address of the on-board AD9520 must not match the I²C address of the remote AD9520 that the user is attempting to program.

View Menu
The View menu includes the following options.

Debug
This window (see Figure 23) allows the user to write and read registers directly, as well as force the various configuration pins high and low.

Options
This window allows the selection of Windows® XP visual styles.

Operational Modes Menu
This menu allows the user to select any of the three operational modes in the AD9520 data sheet.

Help Menu
Clicking Help opens the About AD9520 window, which contains information such as revision number, region information, and contact information.
**AD9520 PLL LOOP FILTER**

The AD9520 PLL requires an external loop filter whose components are tailored for different applications. The third-order passive configuration shown in Figure 27 usually offers the best performance for many applications and is the one found on the evaluation board.

![Figure 27. PLL Loop Filter](image)

The default loop filter on the AD9520 evaluation board is optimized for reference clock cleanup. It has a flat transfer function with peaking <0.1 dB and loop bandwidths from 0.5 kHz to 10 kHz. In most of these applications, the phase detector is run at 1 MHz or less.

In the example in the Quick Start Guide to the AD9520 PLL section, the default loop filter shown in Table 2 results in a PLL with a loop bandwidth of 2.2 kHz, 80° of phase margin, and 0.05 dB of peaking. The charge pump current for this example is 1.2 mA.

For clock generation applications in which the reference clock is relatively low jitter, the high loop bandwidth (BW) loop filter shown in Table 2 is a better choice. Typical phase detector frequencies for these applications are 10 MHz to 100 MHz, and typical loop bandwidths for this loop filter are 50 kHz to 500 kHz, depending on the configuration.

These recommendations are not a substitute for using ADIsimCLK™ to determine the best loop filter for a given application. ADIsimCLK is a free program that can help with the design and exploration of the capabilities and features of the AD9520, including the design of the PLL loop filter. The Analog Devices website has a sample ADIsimCLK file that includes the AD9520 default loop filter titled: AD9520EvalBoardExample_148p5MHz.clk.

ADIsimCLK Version 1.3 includes specific support for the AD9520. However, the AD9516, AD9520, and AD9522 share the same loop dynamics. Therefore, ADIsimCLK Version 1.2 can also be used for modeling the AD9520 loop filter by selecting the corresponding version of the AD9516. ADIsimCLK is available at www.analog.com/clocks.

Table 2 shows the correspondence between the components shown in Figure 27 and those on the evaluation board, as well as the default values.

<table>
<thead>
<tr>
<th>ADIsimCLK</th>
<th>Evaluation Board Location</th>
<th>Clock Cleanup (Default)</th>
<th>High Loop BW</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>C25</td>
<td>1500 pF</td>
<td>62 pF</td>
</tr>
<tr>
<td>R1</td>
<td>R5</td>
<td>2.1 kΩ</td>
<td>820 Ω</td>
</tr>
<tr>
<td>C2</td>
<td>C22</td>
<td>4.7 μF</td>
<td>240 nF</td>
</tr>
<tr>
<td>R2</td>
<td>R2</td>
<td>3 kΩ</td>
<td>390 Ω</td>
</tr>
<tr>
<td>C3</td>
<td>C31</td>
<td>2200 pF</td>
<td>33 pF</td>
</tr>
</tbody>
</table>
USING THE EVALUATION BOARD TO PROGRAM AN AD9520 ON A USER BOARD

This guide shows how to use an AD9520 evaluation board to program an AD9520 on the board designed by the user board via the I²C interface. It assumes that the user has access to the I²C pins via a header on the target board, and knows the assigned address of the target I²C device.

1. Move Jumper S2 to the center and left (I²C) pins.
2. Move Jumper W1 to the center and left (I²C) pins.
3. Select the desired I²C address for the AD9520 evaluation board using Jumper S5 and Jumper S6. Note that the S5 = S6 = high setting is reserved for SPI mode. Also, this I²C address must not conflict with the I²C address of the target AD9520.
4. Attach a jumper cable from SDIO_SDA pin of Header P1 on the evaluation board to the SDA pin on the target board.
5. Repeat Step 4 for both the SCL_SCLK pin and GND pin of the AD9520 evaluation board to the SCL pin and ground pin of the target board, respectively. On the evaluation software, select Configure Serial Port from the I/O menu. This window is shown in Figure 28.

6. Click Reset Serial Port and then click Detect Current Configuration. A dialog box appears and acknowledges the I²C mode and address. The evaluation software starts at I²C Address 0x058 and stops at the first valid I²C address that it finds. If the target I²C address is different from the one automatically selected, select the I²C address of the target AD9520 from the list, and click OK.
7. From the View menu on the menu bar (see Figure 24), click Debug. Click the I²C Debug button. The window shown in Figure 29 appears.

8. Enter the I²C address set by Jumper S5 and Jumper S6 on the AD9520 evaluation board, and click Ping. The user sees a green ACK message as shown in Figure 29.
   a. Repeat this step for the I²C address of the target AD9520. If ACK is returned for both addresses, the remote AD9520 is ready to be programmed.
   b. If the ping test fails, double check the cabling between the boards, as well as the I²C addresses of the target AD9520. Ensure that the I²C address of the AD9520 on the evaluation board is different from the target AD9520. Also, disconnect the jumper cable, and ensure that I²C mode is working properly on the AD9520 evaluation board.
9. Proceed to program the target AD9520 with the desired settings. When finished, click the EEPROM button on the main window to access the EEPROM window, and then click Program EEPROM to write the settings to the EEPROM.
**AD9520 BINARY FILE GENERATION**

The AD9520 evaluation software can be used to generate binary setup files that can be used by EEPROM programmers, such as those made by BPM Microsystems.

Clicking **Generate Binary File** from the **File** menu prompts the user to enter a file name. The .bin extension is assumed. There is no facility for loading a .bin file into the software.

The binary file format is such that Byte Offset 0 in the binary file contains the value for Register 0x000.

**CHECKSUM GENERATION**

Both 8-bit and 16-bit checksums are supported. The device checksum is calculated using Address 0x00 through Address 0x222. The data pattern checksum uses Address 0x00 through Address 0xB03.

The 8-bit checksum is an 8-bit sum of the byte range described previously, whereas the 16-bit checksum forms a 16-bit word in which the MSB is the odd register addresses, and the LSB is the even numbered registers. For example, Register 0x000 and Register 0x001 are paired together prior to the summation process.

The checksum values are also stored in the .stp files generated by the evaluation software.

**AVOIDING CHECKSUM MISMATCHES**

It is possible to have differences in the setup and binary files that may cause checksum mismatches. These scenarios are outlined as follows.

The evaluation software automatically sets the VCO calibration now bit (Register 0x018, Bit 0) in the .bin file if the PLL is turned on. If the VCO calibration now bit is not set, the AD9520 is unable to lock the PLL after automatically loading the register values from the EEPROM without further user intervention. Register 0x018, Bit 0 is not normally set in the register setup (.stp) file because the user normally initiates VCO calibration manually while running the evaluation software. To avoid a checksum mismatch, it is recommended that the user manually set the VCO calibration now bit in the setup file if the PLL is enabled.

Register 0x01F is a read-only status register whose value can change in between the writing of the setup (.stp) file and the binary (.bin) file. This situation is likely to occur if the reference input frequency monitors are enabled and the reference inputs are left floating. To prevent this, the user must avoid leaving the reference inputs floating, or disconnect the evaluation board while saving the setup and corresponding binary file.

**Legal Terms and Conditions**

By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc. (“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal, temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board for EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term “Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board. Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, WARRANTIES, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOSS OF PROFIT, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.