Setting Up the Evaluation Board for the ADCLK846

PACKAGE LIST
Evaluation board with components installed
Applicable documents (schematic and layout)

GENERAL DESCRIPTION
This user guide describes how to set up and use the evaluation board for ADCLK846. The ADCLK846 data sheet contains full technical details about the specifications and operation of this device and should be consulted when using the evaluation board.

The ADCLK846 is a high performance clock fanout buffer. The evaluation board is fabricated using a high quality Rogers® dielectric material. Transmission line paths are kept as close to 100 Ω differentially as possible.

Figure 1. Evaluation Board
TABLE OF CONTENTS
Package List ................................................................. 1
General Description ....................................................... 1
Revision History ............................................................ 2
Recommended Board Setup ............................................. 3
Clock Outputs .................................................................. 4
Evaluation Board Schematics and Artwork ......................... 5
ESD Caution .................................................................. 8

REVISION HISTORY
12/09—Revision 0: Initial Version
RECOMMENDED BOARD SETUP

The recommended setup for the ADCLK846 evaluation board is shown in Figure 2. VS is set to 1.8 V.

The CLK input is set up for single-ended-to-differential operation via the balun on the evaluation board. In addition, series capacitors (C3 and C4) in the path provide ac-coupled inputs to the ADCLK846.

The range of the peak-to-peak input voltage swing at CLK is 0.15 V to 1.8 V. Output jitter performance is degraded by input slew rate, as shown in the ADCLK846 data sheet.

Table 1. Basic Equipment Required

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Single power supply</td>
</tr>
<tr>
<td>1</td>
<td>Signal source</td>
</tr>
<tr>
<td>1</td>
<td>High bandwidth oscilloscope</td>
</tr>
<tr>
<td>1</td>
<td>High bandwidth differential probe</td>
</tr>
<tr>
<td>2</td>
<td>Matched high speed cables</td>
</tr>
</tbody>
</table>

![Figure 2. Recommended Setup for ADCLK846 Evaluation](image-url)
CLOCK OUTPUTS

The ADCLK846 outputs are pin programmable up to 6 differential LVDS outputs or 12 single-ended 1.8 V CMOS outputs. Jumpers CTRL_A, CTRL_B, and SLEEP are used to configure the outputs. See Table 2 and Figure 3 for jumper assignments.

For high precision measurements, it is recommended to evaluate the nonlaunched outputs on the evaluation board. The nonlaunched outputs do not go to the SMA connectors. In this case, the ADCLK846 is physically close to the output load and avoids the issues of driving a 50 Ω cable. CMOS is not designed to operate in a 50 Ω environment.

The nonlaunched outputs have a full output swing with 100 Ω differential trace impedance into a 100 Ω resistor to minimize reflections. These outputs are set up to evaluate using a high bandwidth differential probe and oscilloscope. See the evaluation board schematic in Figure 4 for more details.

Outputs that go to a SMA connector may not have a full output swing, and reflections may be observed.

Table 2. Output Pin Assignment

<table>
<thead>
<tr>
<th>Jumper Name</th>
<th>Jumper Setting</th>
<th>Affected Outputs</th>
</tr>
</thead>
<tbody>
<tr>
<td>CTRL_A</td>
<td>Logic 0 = LVDS; Logic 1 = CMOS</td>
<td>Output 0 to Output 1</td>
</tr>
<tr>
<td>CTRL_B</td>
<td>Logic 0 = LVDS; Logic 1 = CMOS</td>
<td>Output 2 to Output 5</td>
</tr>
<tr>
<td>SLEEP</td>
<td>Logic 1 = sleep</td>
<td>Output 0 to Output 5</td>
</tr>
</tbody>
</table>

Figure 3. 1:6 Clock/Data Buffer Block Diagram
EVALUATION BOARD SCHEMATICS AND ARTWORK

Figure 4. Evaluation Board Schematic
Figure 5. Top Trace Layer

Figure 6. Ground Plane Layer
Figure 7. V1 Power Plane Layer

Figure 8. Bottom Trace Layer
NOTES

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Evaluation boards are only intended for device evaluation and not for production purposes. Evaluation boards are supplied “as is” and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. No license is granted by implication or otherwise under any patents or other intellectual property by application or use of evaluation boards. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Analog Devices reserves the right to change devices or specifications at any time without notice. Trademarks and registered trademarks are the property of their respective owners. Evaluation boards are not authorized to be used in life support devices or systems.

©2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.