Setting Up the Evaluation Board for the ADCLK914

PACKAGE LIST
Evaluation board with component installed
Applicable documents (schematic, layout, and so on)

GENERAL DESCRIPTION
This user guide describes how to set up and use the evaluation board for the ADCLK914. The same printed circuit board (PCB) is used to evaluate three other devices in addition to the ADCLK914 (the ADCLK905, ADCLK907, and ADCLK925).

The ADCLK914 data sheet should be used in conjunction with this user guide. The data sheet contains full technical details about the specifications and operation of the device.

The ADCLK914 clock buffer is very fast, making it important to use adequate high bandwidth instruments to evaluate it. To that end, the evaluation board is fabricated using a high quality dielectric material between layers to maintain high signal integrity. Transmission line paths are kept as close to 50 Ω as possible.

DIGITAL PICTURE OF THE EVALUATION BOARD

Figure 1. ADCLK914/ADCLK905/ADCLK907/ADCLK925 Evaluation Board
TABLE OF CONTENTS
Package List .......................................................................................... 1
General Description ........................................................................... 1
Digital Picture of the Evaluation Board.............................................. 1
Revision History ................................................................................ 2
Recommended Board Setup .............................................................. 3
Clock Input Configuration ................................................................. 4
Evaluation Board Schematics and Artwork....................................... 5
ESD Caution....................................................................................... 7

REVISION HISTORY
9/09—Revision 0: Initial Version
RECOMMENDED BOARD SETUP

The recommended setup for the evaluation board is shown in Figure 2. Note that there is no output termination on the evaluation board. HVDS termination is accomplished via the 50 Ω input of the oscilloscope. In this case, $V_{CC}$ is set to GND and $V_{EE}$ is set to $-3.3 \text{ V}$. This also meets the requirement for $V_{CC} - V_{EE} = 3.3 \text{ V}$.

Table 1. Basic Equipment Required

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Single power supply</td>
</tr>
<tr>
<td>1</td>
<td>Signal source</td>
</tr>
<tr>
<td>1</td>
<td>High bandwidth oscilloscope</td>
</tr>
<tr>
<td>4</td>
<td>Matched high speed cables</td>
</tr>
</tbody>
</table>

Figure 2. Recommended Setup for Device Evaluation
CLOCK INPUT CONFIGURATION

The clock inputs of the ADCLK914 on the evaluation board are dc-coupled to the SMA connectors. Therefore, the user must ac-couple the clock source, or the clock source must supply the appropriate dc common-mode voltage with adequate input swing.

It is recommended that the clock source be ac-coupled and that VREF and VT be tied together. For single-ended operation, ac-couple the unused input to ground with a 0.1 μF capacitor. For more information about input configurations, refer to the data sheet for the ADCLK914. Figure 3 is the block diagram for the ADCLK914.

Table 2. Jumper Connections

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Connection</th>
</tr>
</thead>
<tbody>
<tr>
<td>TP1 (GND)</td>
<td>Connect to GND</td>
</tr>
<tr>
<td>TP2 (VCC)</td>
<td>Connect to GND</td>
</tr>
<tr>
<td>TP3 (VEE)</td>
<td>Connect to −3.3 V</td>
</tr>
<tr>
<td>TP4 (GND)</td>
<td>Connect to GND</td>
</tr>
<tr>
<td>TP5 (VREF1)</td>
<td>Short TP5 and TP6 for input ac coupling, else no connection</td>
</tr>
<tr>
<td>TP6 (VT1)</td>
<td>Short TP5 and TP6 for input ac coupling, else no connection</td>
</tr>
<tr>
<td>TP7 (VT2)</td>
<td>No connection</td>
</tr>
<tr>
<td>TP8 (VREF2)</td>
<td>No connection</td>
</tr>
</tbody>
</table>
Figure 4. ADCLK914 Evaluation Board Schematic

Jumpers are NOT to be installed. Solder bridges will be completed by end user if desired.

0 Ohm resistors are NOT to be installed.
Figure 5. Top Trace Layer

Figure 6. Ground Plane Layer

Figure 7. VREF and VT Plane Layers

Figure 8. VCC and VEE Power Plane Layer
Figure 9. Second Ground Plane Layer

Figure 10. Bottom Trace Layer

ESD CAUTION

ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
NOTES

Evaluation boards are only intended for device evaluation and not for production purposes. Evaluation boards are supplied “as is” and without warranties of any kind, express, implied, or statutory including, but not limited to, any implied warranty of merchantability or fitness for a particular purpose. No license is granted by implication or otherwise under any patents or other intellectual property by application or use of evaluation boards. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Analog Devices reserves the right to change devices or specifications at any time without notice. Trademarks and registered trademarks are the property of their respective owners. Evaluation boards are not authorized to be used in life support devices or systems.