### RELIABILITY REPORT

**FOR** 

## MXD1210xxx

PLASTIC ENCAPSULATED DEVICES

December 1, 2003

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MXD1210 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

### **Table of Contents**

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation
IIIPackaging Information	
IVDie Information	Attachments

## I. Device Description

### A. General

The MXD1210 nonvolatile RAM controller is a very low-power CMOS circuit that converts standard (volatile) CMOS RAM into nonvolatile memory. It also continually monitors the power supply to provide RAM write protection when power to the RAM is in a marginal (out-of-tolerance) condition. When the power supply begins to fail, the RAM is write protected, and the device switches to battery-backup mode.

## B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
VCCI to GND	-0.3V, +7V
VBATT1 to GND	-0.3V, +7V
VBATT2 to GND	-0.3V, +7V
VCCO to GND	-0.3V, VS + 0.3V
(VS = greater of VCCI, VBATT1, VBATT2)	
Digital Input and Output Voltages to GND	0.3V, VCCI + 0.3V
Operating Temperature Ranges	
MXD1210Cxx	0°C to +70°C
MXD1210Exx	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10sec)	+300°C
Continuous Power Dissipation (TA = $+70^{\circ}$ C)	
8-Pin SO	471mW
8-Pin DIP	727mW
16-Pin WSO	762mW
Derates above +70°C	
8-Pin SO	5.88mW/°C
8-Pin DIP	9.09mW/°C
16-Pin WSO	9.52mW/°C

## II. Manufacturing Information

A. Description/Function: Nonvolatile RAM Controller

B. Process: S3 (SG3) - Standard 3 micron silicon gate CMOS

C. Number of Device Transistors: 1436

D. Fabrication Location: Oregon, USA

E. Assembly Location: Philippines, Malaysia or Thailand

F. Date of Initial Production: October, 1993

## **III. Packaging Information**

A. Package Type:	8-Lead SO	8-Lead PDIP	16-Lead WSO
B. Lead Frame:	Copper	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)	Gold (1.3 mil dia.)	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-1701-0120	# 05-1701-0119	# 05-1701-0122
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0
<ol> <li>Classification of Moisture Sensitivity per JEDEC standard JESD-020-A:</li> </ol>	Level 1	Level 1	Level 1

#### IV. Die Information

A. Dimensions: 80 x 121 mils

B. Passivation:  $Si_3N_4/SiO_2$  (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO<sub>2</sub>

I. Die Separation Method: Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:

Jim Pedicord (Manager, Rel Operations) Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83 \quad \text{(Chi square value for MTTF upper limit)}}{192 \text{ x } 4389 \text{ x } 400 \text{ x } 2}$$

$$\frac{1}{\text{Thermal acceleration factor assuming a } 0.8\text{eV activation energy}}$$

$$\lambda = 2.71 \text{ x } 10^{-9}$$

$$\lambda = 2.71 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-0133) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

#### C. E.S.D. and Latch-Up Testing

The PW28 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 100$ mA.

Table 1 Reliability Evaluation Test Results

# MXD1210xxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLI SIZE	E NUMBER OF FAILURES
Static Life Tes	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		400	0
Moisture Testi	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	DIP SO WSO	77 77 77	0 0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

#### Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> 3/	All V <sub>PS1</sub> pins
2.	All input and output pins	All other input-output pins


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).


## 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{\rm SS1}$ , or  $V_{\rm SS2}$  or  $V_{\rm SS3}$  or  $V_{\rm CC1}$ , or  $V_{\rm CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





PKG.CODE: W16-1		APPROVALS	DATE	NIXI	<b>//</b> I
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER:	REV.:
110 X 140	DESIGN			05-1701-0122	A



PKG,CODE: S8-4		APPROVALS	DATE	MAXI	/VI
CAV./PAD SIZE:	PKG.			BUILDSHEET NUMBER:	REV.:
90 X 130	DESIGN			05-1701-0120	A

