RELIABILITY REPORT

FOR

MAX9656AEE+
(MAX9655 – MAX9656)

PLASTIC ENCAPSULATED DEVICES

May 20, 2009

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering

Conclusion

The MAX9656AEE+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

Table of Contents

I. Device Description

A. General

The MAX9655/MAX9656 dual SCART switches route video signals between a set-top box decoder chip and two external SCART connectors. Under the control of the TV_SEL logic input, the MAX9655 selects whether the CVBS and RGB signals from the encoder or the VCR SCART are routed to the TV SCART. The CVBS signal from the encoder is always routed to the VCR SCART. The MAX9656 is similar to the MAX9655 except that under the control of the VCR_SEL logic input, the MAX9656 selects whether the CVBS signal from the encoder or the TV SCART is routed to the VCR SCART. The MAX9656 also features a low-power shutdown mode, in which quiescent current falls to 35µA. The incoming video signals must be AC-coupled to the inputs, which have sync-tip clamps to set the internal DC level. After the input stages, multiplexers select which video signals are routed to the reconstruction filters and output amplifiers. The reconstruction filters are optimized for standard-definition signals and typically have ±1dB passband flatness out to 9.5MHz and 47dB attenuation at 27MHz. The amplifiers have 2V/V gain, and the outputs can be DC-coupled to a 75 load, which is the equivalent of two video loads, or AC-coupled to a 150 load.

II. Manufacturing Information

A. Description/Function:	Low-Power Video Switches for Dual SCART Connectors
B. Process:	S4
C. Number of Device Transistors:	
D. Fabrication Location:	Texas
E. Assembly Location:	ATP Phillippines, UTL Thailand
F. Date of Initial Production:	7/6/2008

III. Packaging Information

A. Package Type:	16-pin QSOP
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive Epoxy
E. Bondwire:	Au (A.0 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	120°C/W
K. Single Layer Theta Jc:	37°C/W
L. Multi Layer Theta Ja:	103.7°C/W
M. Multi Layer Theta Jc:	37°C/W

IV. Die Information

A. Dimensions:	56 X 70 mils
B. Passivation:	Si_3N_4/SiO_2 (Silicon nitride/ Silicon dioxide
C. Interconnect:	Aluminum/0.5% Cu
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1 = 0.5 / Metal2 = 0.6 / Metal3 = 0.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1 = 0.45 / Metal2 = 0.5 / Metal3 = 0.6 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO_2
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts:	Ken Wendel (Director, Reliability Engineering) Bryan Preeshl (Managing Director of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are complete. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{MTTF} = \frac{1.83}{192 \times 4340 \times 48 \times 2}$$ (Chi square value for MTTF upper limit)

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$\lambda = 22.4 \times 10^{-9}$

λ = 22.4 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the S4 Process results in a FIT Rate of 4.6 @ 25C and 79.2 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The VA72 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500 V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250 mA, 1.5x VCCMax Overvoltage per JESD78.

Table 1
Reliability Evaluation Test Results

MAX9656AEE+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	48	0
Moisture Testing (Note 2)				
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Stress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.
Note 2: Generic Package/Process data