

RELIABILITY REPORT  
FOR  
**MAX6716UTxxDx**  
PLASTIC ENCAPSULATED DEVICES

February 17, 2003

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.  
SUNNYVALE, CA 94086

Written by



Jim Pedicord  
Quality Assurance  
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl  
Quality Assurance  
Executive Director

## Conclusion

The MAX6716 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

|                                   |                                      |
|-----------------------------------|--------------------------------------|
| I. ....Device Description         | V. ....Quality Assurance Information |
| II. ....Manufacturing Information | VI. ....Reliability Evaluation       |
| III. ....Packaging Information    |                                      |
| IV. ....Die Information           | .....Attachments                     |

### I. Device Description

The MAX6716 is a ultra-low-voltage microprocessor ( $\mu$ P) supervisory circuit designed to monitor two or three system power-supply voltages. This devices asserts a system reset if any monitored supply falls below its factory-trimmed or adjustable threshold and maintain reset for a minimum timeout period after all supplies rise above their thresholds. The integrated dual/triple supervisory circuits significantly improve system reliability and reduce size compared to separate ICs or discrete components.

This device monitors primary supply voltages ( $V_{CC1}$ ) from 1.8V to 5.0V and secondary supply voltages ( $V_{CC2}$ ) from 0.9V to 3.3V with factory-trimmed reset threshold voltage options (see *Reset Voltage Threshold Suffix Guide*). An externally adjustable RSTIN input option allows customers to monitor a third supply voltage down to 0.62V. This devices are guaranteed to be in the correct reset output logic state when either  $V_{CC1}$  or  $V_{CC2}$  remains greater than 0.8V.

The MAX6716 is available in small 6-pin SOT23 package and operate over the  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range.

### B. Absolute Maximum Ratings

| <u>Item</u>  | <u>Rating</u>                                   |
|--|---|
| Terminal Voltage (with respect to GND)                       |   |
| VCC1, VCC2   | -0.3V to +6V                                    |
| Push-Pull RST, RST1, PFO, RST                                | -0.3V to ( $V_{CC1} + 0.3\text{V}$ )            |
| Push-Pull RST2   | -0.3V to ( $V_{CC2} + 0.3\text{V}$ )            |
| RSTIN, PFI, MR, WDI  | -0.3V to +6V                                    |
| Input Current/Output Current (all pins)                      | 20mA  |
| Operating Temperature Range                                  | $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$  |
| Storage Temperature Range                                    | $-65^{\circ}\text{C}$ to $+150^{\circ}\text{C}$ |
| Junction Temperature   | $+150^{\circ}\text{C}$                          |
| Lead Temperature (soldering, 10s)                            | $+300^{\circ}\text{C}$                          |
| Continuous Power Dissipation ( $T_A = +70^{\circ}\text{C}$ ) |   |
| 6-Pin SOT23  | 696mW   |
| Derates above $+70^{\circ}\text{C}$                          |   |
| 6-Pin SOT23  | 8.7mW/ $^{\circ}\text{C}$                       |

## II. Manufacturing Information

|                                  |  |
|----------------------------------|--|
| A. Description/Function:         | Dual/Triple Ultra-Low-Voltage SOT23 $\mu$ P Supervisory Circuits |
| B. Process:                      | S8   |
| C. Number of Device Transistors: | 1072   |
| D. Fabrication Location:         | Oregon, USA  |
| E. Assembly Location:            | Malaysia or Thailand   |
| F. Date of Initial Production:   | January, 2001  |

## III. Packaging Information

|   |                           |
|---|---------------------------|
| A. Package Type:  | <b>6-Lead SOT23</b>       |
| B. Lead Frame:  | Copper                    |
| C. Lead Finish:   | Solder Plate              |
| D. Die Attach:  | Silver-Filled Epoxy       |
| E. Bondwire:  | Gold (1.0 mil dia.)       |
| F. Mold Material:   | Epoxy with silica filler  |
| G. Assembly Diagram:  | Buildsheet # 05-1601-0166 |
| H. Flammability Rating:   | Class UL94-V0             |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: | Level 1                   |

## IV. Die Information

|                            |   |
|----------------------------|---|
| A. Dimensions:             | 32 x 57 mils  |
| B. Passivation:            | $\text{Si}_3\text{N}_4/\text{SiO}_2$ (Silicon nitride/ Silicon dioxide) |
| C. Interconnect:           | Aluminum/Copper/Silicon   |
| D. Backside Metallization: | None  |
| E. Minimum Metal Width:    | .8 microns (as drawn)   |
| F. Minimum Metal Spacing:  | .8 microns (as drawn)   |
| G. Bondpad Dimensions:     | 5 mil. Sq.  |
| H. Isolation Dielectric:   | $\text{SiO}_2$  |
| I. Die Separation Method:  | Wafer Saw   |

## V. Quality Assurance Information

### A. Quality Assurance Contacts:

Jim Pedicord (Reliability Lab Manager)  
Bryan Preeshl (Executive Director of QA)  
Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 45 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

└ Thermal acceleration factor assuming a 0.8eV activation energy

$$\lambda = 13.57 \times 10^{-9} \quad \lambda = 13.57 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. #06-5953) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1M**).

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The MS68-1 die type has been found to have all pins able to withstand a transient pulse of 2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250\text{mA}$ .

**Table 1**  
Reliability Evaluation Test Results

**MAX6716UTxxDx**

| <b>TEST ITEM</b>                  | <b>TEST CONDITION</b>                                   | <b>FAILURE IDENTIFICATION</b>    | <b>SAMPLE SIZE</b> | <b>NUMBER OF FAILURES</b> |
|-----------------------------------|---|----------------------------------|--------------------|---------------------------|
| <b>Static Life Test (Note 1)</b>  |   |                                  |                    |                           |
|                                   | Ta = 135°C<br>Biased<br>Time = 192 hrs.                 | DC Parameters<br>& functionality | 45                 | 0                         |
| <b>Moisture Testing (Note 2)</b>  |   |                                  |                    |                           |
| Pressure Pot                      | Ta = 121°C<br>P = 15 psi.<br>RH= 100%<br>Time = 168hrs. | DC Parameters<br>& functionality | 77                 | 0                         |
| 85/85                             | Ta = 85°C<br>RH = 85%<br>Biased<br>Time = 1000hrs.      | DC Parameters<br>& functionality | 77                 | 0                         |
| <b>Mechanical Stress (Note 2)</b> |   |                                  |                    |                           |
| Temperature<br>Cycle              | -65°C/150°C<br>1000 Cycles<br>Method 1010               | DC Parameters                    | 77                 | 0                         |

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic package/process data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

|    | Terminal A<br>(Each pin individually connected to terminal A with the other floating) | Terminal B<br>(The common combination of all like-named pins connected to terminal B) |
|----|---|---|
| 1. | All pins except $V_{PS1}$ 3/  | All $V_{PS1}$ pins  |
| 2. | All input and output pins   | All other input-output pins   |


1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.

3/ Repeat pin combination I for each named Power supply and for ground (e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






NOTE: CAVITY DOWN

|                         |                |            |      |   |           |
|-------------------------|----------------|------------|------|---|-----------|
| PKG. CODE:<br>U6-1      |                | SIGNATURES | DATE | <br>CONFIDENTIAL & PROPRIETARY |           |
| CAV./PAD SIZE:<br>64x39 | PKG.<br>DESIGN |            |      | BOND DIAGRAM #:<br>05-1601-0166   | REV:<br>A |

ONCE PER SOCKET

ONCE PER BOARD



DEVICES: MAX 6725/6726/6727/6728/6729/6734/6735

DRAWN BY: HAK TAN

MAX. EXPECTED CURRENT = 100mA

NOTES: