

RELIABILITY REPORT
FOR
MAX4889CETO+
PLASTIC ENCAPSULATED DEVICES

June 16, 2009

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering

Conclusion

The MAX4889CETO+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description	V.Quality Assurance Information
II.Manufacturing Information	VI.Reliability Evaluation
III.Packaging Information	IV.Die Information
.....Attachments	

I. Device Description

A. General

The MAX4889B/MAX4889C high-speed passive switches route PCI Express® (PCIe) data between two possible destinations in desktop or notebook PCs. The MAX4889B/MAX4889C are quad double-pole/double-throw (4 x DPDT) switches ideal for switching four half lanes of PCIe data between two destinations. The MAX4889B/MAX4889C feature a single digital control input (SEL) to switch signal paths.

The MAX4889C is intended for use in systems (e.g., SAS) where both the input and output are capacitively coupled, and provides a 10 μ A (typ) source current and a 60k (typ) internal biasing resistor to GND at the _OUT_ terminals. The MAX4889B/MAX4889C are fully specified to operate from a single +3.3V (typ) power supply. Both devices are available in an industry-standard 3.5mm x 9.0mm, 42-pin TQFN package. These devices operate over the -40°C to +85°C extended temperature range.

II. Manufacturing Information

A. Description/Function:	2.5/5.0Gbps PCIe Passive Switch
B. Process:	TSMC 0.18 μ m
C. Number of Device Transistors:	
D. Fabrication Location:	Taiwan
E. Assembly Location:	Thailand
F. Date of Initial Production:	April 26, 2008

III. Packaging Information

A. Package Type:	42-pin TQFN 3.5x9
B. Lead Frame:	Copper Alloy
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive Epoxy
E. Bondwire:	Au (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	39°C/W
K. Single Layer Theta Jc:	1.5°C/W
L. Multi Layer Theta Ja:	28°C/W
M. Multi Layer Theta Jc:	1.5°C/W

IV. Die Information

A. Dimensions:	54 X 94 mils (2 each x AJ59 die)
B. Passivation:	Laser/TEOS Ox - Pass/Nit -PreLP+GenLP
C. Interconnect:	Al/Cu 0.5%
D. Backside Metallization:	None
E. Minimum Metal Width:	0.18 μ m
F. Minimum Metal Spacing:	0.18 μ m
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts:	Ken Wendel (Director, Reliability Engineering) Bryan Preeshl (Managing Director of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 48 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 22.4 \times 10^{-9}$$

$$\lambda = 22.4 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at <http://www.maxim-ic.com/>. Current monitor data for the TSMC 0.18um Process results in a FIT Rate of 0.8 @ 25C and 13.1 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The AJ13T-1 die type (2 x AJ59-1) has been found to have all pins able to withstand a HBM transient pulse of +/-2000 V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250 mA, 1.5X VCCMax Overvoltage per JESD78.

Table 1
Reliability Evaluation Test Results

MAX4889CETO+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	48	0
Moisture Testing (Note 2) 85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	77
Mechanical Stress (Note 2) Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data