

RELIABILITY REPORT  
FOR  
**MAX4392ExA**  
PLASTIC ENCAPSULATED DEVICES

August 16, 2006

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord  
Quality Assurance  
Manager, Reliability Operations

## Conclusion

The MAX4392 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

I. ....Device Description	V. ....Quality Assurance Information
II. ....Manufacturing Information	VI. ....Reliability Evaluation
III. ....Packaging Information	
IV. ....Die Information	.....Attachments

## I. Device Description

### A. General

The MAX4392 op amp is a unity-gain stable device that combines high-speed performance, Rail-to-Rail outputs, and disable mode. This device is targeted for applications where an input or an output is exposed to the outside world, such as video and communications.

The MAX4392 operates from a single 4.5V to 11V supply or from dual  $\pm 2.25\text{V}$  to  $\pm 5.5\text{V}$  supplies. The common-mode input voltage range extends to the negative power-supply rail (ground in single-supply applications). The MAX4392 consumes only 5.5mA of quiescent supply current per amplifier while achieving a 85MHz -3dB bandwidth, 27MHz 0.1dB gain flatness, and a 500V/ $\mu\text{s}$  slew rate. Disable mode sets the outputs to high impedance while consuming only 450 $\mu\text{A}$  of current.

### B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
Supply Voltage (VCC to VEE)	-0.3V to +12V
IN <sub>+</sub> , IN <sub>-</sub> , OUT <sub>-</sub> , DISABLE	(VEE - 0.3V) to (VCC + 0.3V)
Differential Input Voltage	$\pm 2.5\text{V}$
Current into Input Pins	$\pm 20\text{mA}$
Output Short-Circuit Duration to VCC or VEE (Note 1)	Continuous
Continuous Power Dissipation (TA = +70°C)	
8-Pin SO (derate 5.88mW/°C above +70°C)	471mW
8-Pin $\mu\text{MAX}$ (derate 4.5mW/°C above +70°C)	362mW
Operating Temperature Range	-40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

## II. Manufacturing Information

- A. Description/Function: Ultra-Small, Low-Cost, 85MHz Op Amps with Rail-to-Rail Outputs and Disable
- B. Process: CB20 (Complementary Bipolar Process)
- C. Number of Device Transistors: 204
- D. Fabrication Location: Oregon, USA
- E. Assembly Location: Thailand, Malaysia or Philippines
- F. Date of Initial Production: April, 2002

## III. Packaging Information

- |   |                                |                                   |
|---|--------------------------------|-----------------------------------|
| A. Package Type:  | <b>8-Lead SO</b>               | <b>8-Lead <math>\mu</math>MAX</b> |
| B. Lead Frame:  | Copper                         | Copper                            |
| C. Lead Finish:   | Solder Plate or 100% Matte Tin | Solder Plate or 100% Matte Tin    |
| D. Die Attach:  | Silver-Filled Epoxy            | Silver-Filled Epoxy               |
| E. Bondwire:  | Gold (1.0 mil dia.)            | Gold (1 mil dia.)                 |
| F. Mold Material:   | Epoxy with silica filler       | Epoxy with silica filler          |
| G. Assembly Diagram:  | # 05-4301-0002                 | # 05-4301-0001                    |
| H. Flammability Rating:   | Class UL94-V0                  | Class UL94-V0                     |
| I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C: | Level 1                        | Level 1                           |

## IV. Die Information

- A. Dimensions: 43 x 52 mils
- B. Passivation:  $\text{Si}_3\text{N}_4/\text{SiO}_2$  (Silicon nitride/ Silicon dioxide)
- C. Interconnect: Gold
- D. Backside Metallization: None
- E. Minimum Metal Width: 2 microns (as drawn)
- F. Minimum Metal Spacing: 2 microns (as drawn)
- G. Bondpad Dimensions: 5 mil. Sq.
- H. Isolation Dielectric:  $\text{SiO}_2$
- I. Die Separation Method: Wafer Saw

## V. Quality Assurance Information

### A. Quality Assurance Contacts:

Jim Pedicord (Manager, Reliability Operations)  
Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 9706 \times 45 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

↳ Thermal acceleration factor assuming a 0.8eV activation energy

$$\lambda = 10.93 \times 10^{-9}$$

$$\lambda = 10.93 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure the reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on lots exceeding this level. The following Burn-In Schematic (Spec. # 06-5988) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-B3A**). Current monitor data for the CB20 Process results in a FIT Rate of 0.17 @ 25C and 2.86 @ 55C (0.8 eV, 60% UCL)

### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

### C. E.S.D. and Latch-Up Testing

The VA02 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2500\text{V}$ , per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250\text{mA}$ .

**Table 1**  
Reliability Evaluation Test Results

**MAX4392ExA**

<b>TEST ITEM</b>	<b>TEST CONDITION</b>	<b>FAILURE IDENTIFICATION</b>	<b>SAMPLE SIZE</b>	<b>NUMBER OF FAILURES</b>
<b>Static Life Test (Note 1)</b>				
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	45	0
<b>Moisture Testing (Note 2)</b>				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
<b>Mechanical Stress (Note 2)</b>				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

1/ Table II is restated in narrative form in 3.4 below.


2/ No connects are not to be tested.


3/ Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





PKG. CODE: U8-1		SIGNATURES	DATE	 CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE: 68x94	PKG. DESIGN			BOND DIAGRAM #: 05-4301-0001	REV: A



PKG. CODE: S8-2

SIGNATURES

DATE



CAV./PAD SIZE: 90 X 90

PKG.  
DESIGN

BOND DIAGRAM #:  
05-4301-0002

REV:  
A