

RELIABILITY REPORT
FOR
MAX4038Exxxx
PLASTIC ENCAPSULATED DEVICES

July 18, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.
SUNNYVALE, CA 94086

Written by

Jim Pedicord
Quality Assurance
Manager, Reliability Operations

Conclusion

The MAX4038 has completed qualification testing except for product level Burn-In. Package and Process qualification has been completed for the device.

Table of Contents

I.Device Description	V.Quality Assurance Information
II.Manufacturing Information	VI.Reliability Evaluation
III.Packaging Information	IV.Die Information
.....Attachments	

I. Device Description

A. General

The dual MAX4038 operational amplifier operates from a single +1.4V to +3.6V (without reference) or +1.8V to +3.6V (with reference) supply and consumes only 800nA of supply current per amplifier, and 1.1µA for the optional reference. The MAX4038 features a common-mode input voltage range from 0V to $V_{DD} - 0.4V$ at $V_{DD} = 1.4V$.

The MAX4038's Rail-to-Rail outputs drive 5kΩ loads to within 25mV of the rails. Ultra-low supply current, low operating voltage, and rail-to-rail outputs make the MAX4038 ideal for use in singlecell lithium-ion (Li+), or two-cell NiCd/NiMH/alkaline battery-powered applications.

The MAX4038 is available in UCSP™, µMAX®, and TDFN packages.

B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
VDD to VSS	-0.3V to +4.0V
INA+, INB+, INA-, INB-, IN+, IN-, OUTA, OUTB, OUT, REF	(VSS - 0.3V) to (VDD + 0.3V)
OUTA, OUTB, OUT, REF Shorted to VSS or VDD	Continuous
Maximum Continuous Power Dissipation (TA = +70°C)	
5-Pin SC70 (derate 3.1mW/°C above +70°C)	247mW
6-Pin SOT23 (derate 8.7mW/°C above +70°C)	696mW
8-Pin µMAX (derate 4.5mW/°C above +70°C)	362mW
8-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
9-Bump UCSP (derate 5.2mW/°C above +70°C)	412mW
10-Pin µMAX (derate 5.6mW/°C above +70°C)	444mW
10-Pin TDFN (derate 24.4mW/°C above +70°C)	1951mW
Operating Temperature Range	
MAX403_E_ _	-40°C to +85°C
MAX403_A_ _	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

II. Manufacturing Information

A. Description/Function:	Low IBIAS, +1.4V/800nA, Rail-to-Rail Op Amps with +1.2V Buffered Reference
B. Process:	S4
C. Number of Device Transistors:	146
D. Fabrication Location:	California, USA
E. Assembly Location:	Philippines, Malaysia, Thailand, or USA
F. Date of Initial Production:	January, 2004

III. Packaging Information

A. Package Type:	9-pin UCSP	8-pin TDFN-EP	8-pin μ MAX
B. Lead Frame:	N/A	Copper	Copper
C. Lead Finish:	N/A	Solder Plate or 100% Matte Tin	
D. Die Attach:	N/A	Silver-Filled Epoxy	Silver-Filled Epoxy
E. Bondwire:	N/A	Gold (1 mil dia.)	Gold (1 mil dia.)
F. Mold Material:	N/A	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	#05-9000-0958	#05-9000-0396	#05-9000-0394
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C:	Level 1	Level 1	Level 1

IV. Die Information

A. Dimensions:	61 x 61 mils
B. Passivation:	$\text{Si}_3\text{N}_4/\text{SiO}_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1, Metal2 & Metal3 = 0.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1, Metal2 & Metal3 = 0.4 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO_2
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Manager, Rel Operations)
Bryan Preeshl (Managing Director of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are pending. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 48 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

Δ Temperature Acceleration factor assuming an activation energy of 0.8eV

$$\lambda = 22.91 \times 10^{-9}$$

$$\lambda = 22.91 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-6241) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1N**). Current monitor data for the S4 Process results in a FIT Rate of 0.37 @ 25C and 6.28 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The OY03 die type has been found to have all pins able to withstand a transient pulse of $\pm 2000\text{V}$ per JEDEC JESD22-A114-D. Latch-Up testing has shown that this device withstands a current of $\pm 250\text{mA}$.

Table 1
Reliability Evaluation Test Results

MAX4038Exxxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test (Note 1)					
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		48	0
Moisture Testing (Note 2)					
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	TDFN/μMAX UCSP	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	TDFN/μMAX UCSP	77 N/A	0 N/A
Mechanical Stress (Note 2)					
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	TDFN/μMAX UCSP	77 77	0 0


Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data


Note 3: UCSP Temperature Cycle performed at -40°C/125°C, 1000 Cycles, ramp rate 11°C/minute, dwell=15 minutes, One cycle/hour.

3x3x0.8 MM QFN THIN PKG.

EXPOSED PAD PKG.




PKG. CODE: T833-1		SIGNATURES	DATE	 CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE: 71x102	PKG. DESIGN			BOND DIAGRAM #: 05-9000-0396	REV: A




PKG. CODE: U8-1		SIGNATURES	DATE	 CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE: 68x94	PKG. DESIGN			BOND DIAGRAM #: 05-9000-0394	REV: A

ORIGINAL CHIP




□ NORTH

AFTER BUMP



SELECT THE BOX INDICATING THE WAFER FLAT SIDE WITH RESPECT TO PIN 1.

8" WAFER
FOR ENGINEERING BUILD ONLY



PART MARKING ORIENTATION
IN REFERENCE TO WAFER FLAT
(MARK IS ON WAFER BACKSIDE)

PKG. CODE: B9-1		SIGNATURES	DATE	 CONFIDENTIAL & PROPRIETARY	
CAV./PAD SIZE: N/A	PKG. DESIGN			BOND DIAGRAM #: 05-9000-0958	REV: A

