RELIABILITY REPORT

FOR

MAX3892EGH

PLASTIC ENCAPSULATED DEVICES

May 25, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Manager, Reliability Operations

Conclusion

The MAX3892 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description
II.Manufacturing Information
III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

.....Attachments

I. Device Description

A. General

The MAX3892 serializer is ideal for converting 4-bit-wide, 622Mbps parallel data to 2.5Gbps serial data in DWDM and SONET/SDH applications. A 4 x 4-bit FIFO allows for any static delay between the parallel output clock and parallel input clock. Delay variation up to a unit interval (UI) is allowed after reset. A fully integrated phase-locked loop (PLL) synthesizes an internal 2.5GHz serial clock from a 622MHz, 155.5MHz, 77.8MHz, or 38.9MHz reference clock. A selectable dual VCO allows excellent jitter performance at both SONET and forward-error correction (FEC) data rates.

Operating from a single 3.3V supply, this device accepts low-voltage differential-signal (LVDS) clock and data inputs for interfacing with high-speed digital circuitry, and delivers current-mode logic (CML) serial data and clock outputs. A loopback data output is provided to facilitate system diagnostic testing. The MAX3892 is available in the extended temperature range (-40°C to +85°C) in a 44-pin QFN package.

B. Absolute Maximum Ratings

Item

Supply Voltage VCC, VCCO, VCCVCO
All Inputs and FIL
LVDS Output Voltage (PCLKO±)
CML Output Current (SDO±, SCLKO±, SLBO±)
Continuous Power Dissipation (TA = +85°C)
44-Pin QFN (derate 25mW/°C above +85°C)
Operating Temperature Range
Storage Temperature Range
Lead Temperature (soldering, 10s)

Rating

-0.5V to +5V -0.5V to (VCC + 0.5V) -0.5V to (VCC + 0.5V) 22mA

1625mW -40°C to +85°C -55°C to +150°C +300°C

II. Manufacturing Information

A. Description/Function: +3.3V, 2.5Gbps/2.7Gbps, SDH/SONET 4:1 Serializer with Clock Synthesis

B. Process: GST4-F60

C. Number of Device Transistors: 6210

D. Fabrication Location: Oregon, USA

E. Assembly Location: Korea

F. Date of Initial Production: October, 2001

III. Packaging Information

A. Package Type: 44-Pin QFN (7x7)

B. Lead Frame: Copper

C. Lead Finish: Solder Plate

D. Die Attach: Silver-Filled Epoxy

E. Bondwire: Gold (1.2 mil dia,)

F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: # 05-4101-0002

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per

JEDEC standard J-STD-020-C: Level 1

IV. Die Information

A. Dimensions: 95 x 88 mils

B. Passivation: Si₃N₄ (Silicon nitride)

C. Interconnect: Au

D. Backside Metallization: None

E. Minimum Metal Width: Metal1: 1.2; Metal2: 1.2; Metal3: 1.2; Metal4: 5.6 microns (as drawn)

F. Minimum Metal Spacing: Metal1: 1.6; Metal2: 1.6; Metal3: 1.6; Metal4: 4.2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 9706 \times 43 \times 2}$$
(Chi square value for MTTF upper limit)
$$\frac{1}{\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 11.43 \text{ x } 10^{-9}$$
 $\lambda = 11.43 \text{ F.I.T.}$ (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic (Spec.# 06-5794) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Reports (RR-1N & RR-B3A). Current monitor data for the GST4 Process results in a FIT Rate of 0.10 @ 25C and 1.70 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The HT04 die type has been found to have all pins able to withstand a transient pulse of \pm -2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1 Reliability Evaluation Test Results

MAX3892EGH

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	43	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical St	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality	77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic process/package data.

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S.}$ - V_{S} , V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{SS3} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Method 3015.7 Notice 8

EXPOSED PAD PKG.



BONDAB

BONDABLE AREA

PKG. BODY SIZE: 7×7 mm

PKG. CDDE: G4477-3		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.		4/2/01	BOND DIAGRAM #:	REV:
138x138	DESIGN		4/9/01	05-4101-0002	A

