

RELIABILITY REPORT  
FOR  
**MAX2309EGI**  
PLASTIC ENCAPSULATED DEVICES

August 3, 2001

**MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by



Jim Pedicord  
Quality Assurance  
Reliability Lab Manager

Reviewed by



Bryan J. Preeshl  
Quality Assurance  
Executive Director

## Conclusion

The MAX2309 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## Table of Contents

<b>I. ....Device Description</b>	<b>V. ....Quality Assurance Information</b>
<b>II. ....Manufacturing Information</b>	<b>VI. ....Reliability Evaluation</b>
<b>III. ....Packaging Information</b>	
<b>IV. ....Die Information</b>	<b>.....Attachments</b>

## I. Device Description

### A. General

The MAX2309 is an IF receiver designed for dual-band, dual-mode, and single-mode N-CDMA and W-CDMA cellular phone systems. The signal path consists of a variable-gain amplifier (VGA) and I/Q demodulator. The devices feature guaranteed +2.7V operation, a gain control range of over 110dB, and high input IP3 (-33dBm at 35dB gain, 1.7dBm at -35dB gain).

Unlike similar devices, the MAX2309 includes dual oscillators and synthesizers to form a self-contained IF subsystem. The synthesizer's reference and RF dividers are fully programmable through a 3-wire serial bus, enabling dual-band system architectures using any common reference and IF frequency. The differential baseband outputs have enough bandwidth to suit both N-CDMA and W-CDMA systems, and offer saturated output levels of 2.7V<sub>p-p</sub> at a low +2.75V supply voltage. Including the low-noise voltage-controlled oscillator (VCO) and synthesizer, the MAX2309 draws only 26mA from a +2.75V supply in CDMA (differential IF) mode.

The MAX2309 are available in 28-pin QFN packages.

### B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
VCC to GND	-0.3V to +6V
SHDN to GND	-0.3V to (VCC +0.3V)
STBY, BUFEN, MODE, EN, DATA, CLK, DIVSEL	-0.3V to (VCC + 0.3V)
AC Signals TANKH±, TANKL±, REF, FM±, CDMA±	1.0V peak
Junction Temperature	+150°C
Storage Temp.	-65°C to +160°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation	
28-Pin QFN	2W
Derates above +70°C	
28-Pin QFN	28.5 mW/°C

## II. Manufacturing Information

- A. Description/Function: CDMA IF VGA and I/Q Demodulator with VCO and Synthesizer
- B. Process: GST20
- C. Number of Device Transistors: 6442
- D. Fabrication Location: Oregon, USA
- E. Assembly Location: Korea
- F. Date of Initial Production: April, 2001

## III. Packaging Information

- A. Package Type: **28-Lead QFN**
- B. Lead Frame: Copper
- C. Lead Finish: Solder Plate
- D. Die Attach: HB2600 Conductive Epoxy
- E. Bondwire: Gold (1.2 mil dia.)
- F. Mold Material: Epoxy with silica filler
- G. Assembly Diagram: Buildsheet # 05-7001-0492
- H. Flammability Rating: Class UL94-V0
- I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

## IV. Die Information

- A. Dimensions: 57 x 103 mils
- B. Passivation:  $\text{Si}_3\text{N}_4/\text{SiO}_2$  (Silicon nitride/ Silicon dioxide)
- C. Interconnect: Poly/Au
- D. Backside Metallization: None
- E. Minimum Metal Width: 1.4 microns (as drawn)
- F. Minimum Metal Spacing: 1.4 microns (as drawn)
- G. Bondpad Dimensions: 5 mil. Sq.
- H. Isolation Dielectric:  $\text{SiO}_2$
- I. Die Separation Method: Wafer Saw



**Table 1**  
Reliability Evaluation Test Results

**MAX2309EGI**

<b>TEST ITEM</b>	<b>TEST CONDITION</b>	<b>FAILURE IDENTIFICATION</b>	<b>SAMPLE SIZE</b>	<b>NUMBER OF FAILURES</b>
<b>Static Life Test (Note 1)</b>				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	45	0
<b>Moisture Testing (Note 2)</b>				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
<b>Mechanical Stress (Note 2)</b>				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the Small Outline package.

Note 2: Generic Process/Package data

Attachment #1

TABLE II. Pin combination to be tested. 1/ 2/

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ 3/	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

1/ Table II is restated in narrative form in 3.4 below.

2/ No connects are not to be tested.

3/ Repeat pin combination I for each named Power supply and for ground (e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_S$ ,  $-V_S$ ,  $V_{REF}$ , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.

