



RELIABILITY REPORT  
FOR  
MAX1641EEE+T  
PLASTIC ENCAPSULATED DEVICES

March 16, 2017

**MAXIM INTEGRATED**

160 RIO ROBLES  
SAN JOSE, CA 95134

 <p>Eric Wright Reliability Engineer</p>	 <p>Brian Standley Manager, Reliability</p>
---	---

## Conclusion

The MAX1641EEE+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

## Table of Contents

<b>I. ....Device Description</b>	<b>IV. ....Die Information</b>
<b>II. ....Manufacturing Information</b>	<b>V. ....Quality Assurance Information</b>
<b>III. ....Packaging Information</b>	<b>VI. ....Reliability Evaluation</b>
<b>.....Attachments</b>	

### I. Device Description

#### A. General

The MAX1640/MAX1641 CMOS, adjustable-output, switch-mode current sources operate from a +5.5V to +26V input, and are ideal for microprocessor-controlled battery chargers. Charging current, maximum output voltage, and pulse-trickle charge are programmed with external resistors. Programming the off-time modifies the switching frequency, suppressing undesirable harmonics in noise-sensitive circuits. The MAX1640's high-side current sensing allows the load to connect directly to ground, eliminating ground-potential errors. The MAX1641 incorporates a low-side current sense. The MAX1640/MAX1641 step-down pulse-width-modulation (PWM) controllers use an external P-channel MOSFET switch and an optional, external N-channel MOSFET synchronous rectifier for increased efficiency. An internal low-dropout linear regulator provides power for the internal reference and circuitry as well as the gate drive for the N-channel synchronous rectifier. The MAX1640/MAX1641 are available in space-saving, 16-pin narrow QSOP packages.

## II. Manufacturing Information

A. Description/Function:	Adjustable-Output, Switch-Mode Current Sources with Synchronous Rectifier
B. Process:	S12
C. Number of Device Transistors:	1233
D. Fabrication Location:	USA
E. Assembly Location:	Malaysia, Philippines, Thailand
F. Date of Initial Production:	June 25, 1997

## III. Packaging Information

A. Package Type:	16-pin QSOP
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-1701-0343
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	120°C/W
K. Single Layer Theta Jc:	37°C/W
L. Multi Layer Theta Ja:	103.7°C/W
M. Multi Layer Theta Jc:	37°C/W

## IV. Die Information

A. Dimensions:	63X106 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing:	1.2 microns (as drawn)
G. Isolation Dielectric:	SiO <sub>2</sub>
H. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

- A. Quality Assurance Contacts: Eric Wright (Reliability Engineering)  
Brian Standley (Manager, Reliability)  
Bryan Preeshl (Vice President of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% for all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 80 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 13.7 \times 10^{-9}$$

$$\lambda = 13.7 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at <http://www.maximintegrated.com/qa/reliability/monitor>. Cumulative monitor data for the S12 Process results in a FIT Rate of 0.17 @ 25C and 3.00 @ 55C (0.8 eV, 60% UCL)

### B. E.S.D. and Latch-Up Testing

The PW70-1 die type has been found to have all pins able to withstand an HBM transient pulse of +/-1000V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.

**Table 1**  
Reliability Evaluation Test Results

**MAX1641EEE+T**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
<b>Static Life Test</b> (Note 1)	Ta = 135C Biased Time = 192 hrs.	DC Parameters & functionality	80	0	

Note 1: Life Test Data may represent plastic DIP qualification lots.