

RELIABILITY REPORT
FOR
MAX14653EUB+ / MAX14653EWC+T
PLASTIC ENCAPSULATED DEVICES

May 30, 2013

MAXIM INTEGRATED

160 RIO ROBLES
SAN JOSE, CA 95134

Approved by
Richard Aburano
Quality Assurance
Manager, Reliability Engineering

Conclusion

The MAX14653EUB+ / MAX14653EWC+T successfully meet the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

I.Device Description	IV.Die Information
II.Manufacturing Information	V.Quality Assurance Information
III.Packaging Information	VI.Reliability Evaluation
.....Attachments	

I. Device Description

A. General

The MAX14653/MAX14654/MAX14655 overvoltage protection devices feature a low 38mΩ (typ) RON internal FET and protect low-voltage systems against voltage faults up to +28VDC. An internal clamp also protects the devices from surges up to +80V. When the input voltage exceeds the overvoltage threshold, the internal FET is turned off to prevent damage to the protected downstream components. The overvoltage protection threshold can be adjusted with optional external resistors to any voltage between 4V and 20V. With the OVLO input set below the external OVLO select voltage, the MAX14653/MAX14654/MAX14655 automatically choose the accurate internal trip thresholds. The internal overvoltage thresholds (OVLO) are preset to 15.5V typical (MAX14653), 6.8V typical (MAX14654), or 5.825V typical (MAX14655). The devices feature an open-drain active-low ACOK output indicating a stable supply between minimum supply voltage and VOVLO. The MAX14653/MAX14654/MAX14655 are also protected against overcurrent events by an internal thermal shutdown. The MAX14653/MAX14654/MAX14655 are offered in a small 12-bump WLP package and operate over the -40°C to +85°C extended temperature range.

II. Manufacturing Information

A. Description/Function:	High-Current Overvoltage Protector with Integrated Surge Protection	
B. Process:	S18	
C. Number of Device Transistors:	2971	
D. Fabrication Location:	USA	
E. Assembly Location:	Philippines, Thailand	Dallas
F. Date of Initial Production:	March 29, 2013	

III. Packaging Information

A. Package Type:	10-pin μ MAX	12-bump WLP
B. Lead Frame:	Copper	N/A
C. Lead Finish:	100% matte Tin	N/A
D. Die Attach:	Conductive	None
E. Bondwire:	Au (1 mil dia.)	N/A
F. Mold Material:	Epoxy with silica filler	None
G. Assembly Diagram:	#05-9000-5201	#05-9000-5374
H. Flammability Rating:	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1	Level 1
J. Single Layer Theta Ja:	180°C/W	°C/W
K. Single Layer Theta Jc:	36°C/W	°C/W
L. Multi Layer Theta Ja:	113.1°C/W	73°C/W
M. Multi Layer Theta Jc:	36°C/W	°C/W

IV. Die Information

A. Dimensions:	51.9685 X 73.2283 mils
B. Passivation:	Si ₃ N ₄ /SiO ₂ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	0.23 microns (as drawn)
F. Minimum Metal Spacing:	0.23 microns (as drawn)
G. Bondpad Dimensions:	
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw

V. Quality Assurance Information

- A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)
Don Lipps (Manager, Reliability Engineering)
Bryan Preeshl (Vice President of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
0.1% for all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 79 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 13.9 \times 10^{-9}$$

$$\lambda = 13.9 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at <http://www.maximintegrated.com/qa/reliability/monitor>. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.05 @ 25°C and 0.90 @ 55°C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing

The AL57-0 die type has been found to have all pins able to withstand a pulse of:

- ESD-HBM: +/- 2500V per JEDEC JESD22-A114 (lot EAJA0Q001A, D/C 1240)
ESD-CDM: +/- 750V per JEDEC JESD22-C101 (lot EAJA0Q001A, D/C 1240)

Latch-Up testing has shown that this device withstands a current of +/- 250mA and overvoltage per JEDEC JESD78 (lot EAJA0Q001A, D/C 1240).

Table 1
Reliability Evaluation Test Results
MAX14653EUB+ / MAX14653EWC+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (Note 1)	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	79	0	EAJA0Q001AQ, D/C 1240

Note 1: Life Test Data may represent plastic DIP qualification lots.