

RELIABILITY REPORT
FOR
MAX14541EAXK+

PLASTIC ENCAPSULATED DEVICES

July 15, 2009

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

| Approved by                       |
|-----------------------------------|
| Ken Wendel                        |
| Quality Assurance                 |
| Director, Reliability Engineering |



## Conclusion

The MAX14541EAXK+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

## **Table of Contents**

| IDevice Description         | VQuality Assurance Information |
|-----------------------------|--------------------------------|
| IIManufacturing Information | VIReliability Evaluation       |
| IIIPackaging Information    | IVDie Information              |
| Attachments                 |                                |

## I. Device Description

#### A. General

The MAX14541E low-capacitance ±15kV ESD-protection diode array is designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to VCC or GND. The MAX14541E protects against ESD pulses up to ±15kV Human Body Model (HBM) and ±15kV Air-Gap Discharge, as specified in IEC 61000-4-2. The device has a 6pF (typ) on-capacitance per channel, making them ideal for use on high-speed data I/O interfaces. The MAX14541E is a triple I/O protector designed for biometric connectors, portable connectors, and SVGA video connections with ultra-low leakage current. The device is available in a 5-pin SC70 package and is specified over the -40°C to +125°C automotive operating temperature range.



## II. Manufacturing Information

A. Description/Function: 3-Channel, Low-Leakage ESD Protector

B. Process: BCD8

C. Number of Device Transistors:

D. Fabrication Location: Oregon

E. Assembly Location: Malaysia, ThailandF. Date of Initial Production: April 22, 2009

## III. Packaging Information

A. Package Type: 5-pin SC70
B. Lead Frame: Alloy42

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive Epoxy
E. Bondwire: Au (1.0 mil dia.)
F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: #

H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 324°C/WK. Single Layer Theta Jc: 115°C/W

## IV. Die Information

A. Dimensions: 31 X 30 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide

C. Interconnect: Al/0.5% Cu
D. Backside Metallization: None

E. Minimum Metal Width: 3.0 microns (as drawn)F. Minimum Metal Spacing: 3.0 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.
 H. Isolation Dielectric: SiO<sub>2</sub>
 I. Die Separation Method: Wafer Saw



#### V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm</li>D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

#### A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$x = 22.4 \times 10^{-9}$$

3 = 22.4 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the BCD88 Process results in a FIT Rate of 0.81 @ 25C and 14.05 @ 55C (0.8 eV, 60% UCL)

## B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

## C. E.S.D. and Latch-Up Testing

The RU40 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500 V per JEDEC JESD22-A114-D. Latch-Up testing has shown that this device withstands a current of +/-250 mA, 1.5x VCCMax Overvoltage per JESD78.



## Table 1

# Reliability Evaluation Test Results

# MAX14541EAXK+

| TEST ITEM          | TEST CONDITION       | FAILURE<br>IDENTIFICATION     | SAMPLE SIZE | NUMBER OF<br>FAILURES |  |
|--------------------|----------------------|-------------------------------|-------------|-----------------------|--|
| Static Life Test ( | (Note 1)             |                               |             |                       |  |
|                    | Ta = 135°C<br>Biased | DC Parameters & functionality | 48          | 0                     |  |
|                    | Time = 192 hrs.      | & full-clionality             |             |                       |  |
| Moisture Testing   | (Note 2)             |                               |             |                       |  |
| 85/85              | Ta = 85°C            | DC Parameters                 | 77          | 0                     |  |
|                    | RH = 85%             | & functionality               |             |                       |  |
|                    | Biased               |                               |             |                       |  |
|                    | Time = 1000hrs.      |                               |             |                       |  |
| Mechanical Stres   | ss (Note 2)          |                               |             |                       |  |
| Temperature        | -65°C/150°C          | DC Parameters                 | 77          | 0                     |  |
| Cycle              | 1000 Cycles          | & functionality               |             |                       |  |
|                    | Method 1010          |                               |             |                       |  |

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data