

RELIABILITY REPORT
FOR
LMX331HAXK+T
PLASTIC ENCAPSULATED DEVICES

October 22, 2015

MAXIM INTEGRATED

160 RIO ROBLES
SAN JOSE, CA 95134

| |
|----------------------|
| Approved by |
| Sokhom Chum |
| Quality Assurance |
| Reliability Engineer |

Conclusion

The LMX331HAXK+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

| | |
|--|---|
| I.Device Description | IV.Die Information |
| II.Manufacturing Information | V.Quality Assurance Information |
| III.Packaging Information | VI.Reliability Evaluation |
|Attachments | |

I. Device Description

A. General

The LMX331/LMX393/LMX339 single/dual/quad comparators are drop-in, pin-for-pin-compatible replacements for the LMV331/LMV393/LMV339. The LMX331H/LMX393H/LMX339H offer the performance of the LMX331/LMX393/LMX339 with the added benefit of internal hysteresis to provide noise immunity, preventing output oscillations even with slow-moving input signals. Advantages of the LMX331/LMX393/LMX339 series include low supply voltage, small package, and low cost. The LMX331 is available in both 5-pin SC70 and SOT23 packages, LMX393 is available in both 8-pin μ MAX® and smaller SOT23 packages, and the LMX339 is available in 14-pin TSSOP and SO packages. They are manufactured using advanced submicron CMOS technology. Designed with the most modern techniques, the LMX331/LMX393/LMX339 achieve superior performance over BiCMOS or bipolar versions on the market. The LMX331/LMX393/LMX339 offer performance advantages such as wider supply voltage range, wider operating temperature range, better CMRR and PSRR, improved response time characteristics, reduced offset, reduced output saturation voltage, reduced input bias current, and improved RF immunity.

II. Manufacturing Information

| | |
|----------------------------------|--|
| A. Description/Function: | General-Purpose, Low-Voltage, Single/Dual/Quad, TinyPack(tm) Comparators |
| B. Process: | S18 |
| C. Number of Device Transistors: | 101 |
| D. Fabrication Location: | California |
| E. Assembly Location: | Malaysia, Thailand |
| F. Date of Initial Production: | January 27, 2001 |

III. Packaging Information

| | |
|--|--------------------------|
| A. Package Type: | 5-pin SC70 |
| B. Lead Frame: | Alloy42 |
| C. Lead Finish: | 100% matte Tin |
| D. Die Attach: | Conductive |
| E. Bondwire: | Au (1 mil dia.) |
| F. Mold Material: | Epoxy with silica filler |
| G. Assembly Diagram: | #05-9000-4621 |
| H. Flammability Rating: | Class UL94-V0 |
| I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C | Level 1 |
| J. Single Layer Theta Ja: | 324°C/W |
| K. Single Layer Theta Jc: | 115°C/W |
| L. Multi Layer Theta Ja: | 324°C/W |
| M. Multi Layer Theta Jc: | 115°C/W |

IV. Die Information

| | |
|----------------------------|---|
| A. Dimensions: | 16.93X22.05 mils |
| B. Passivation: | Si ₃ N ₄ /SiO ₂ (Silicon nitride/ Silicon dioxide) |
| C. Interconnect: | Al with Ti/TiN Barrier |
| D. Backside Metallization: | None |
| E. Minimum Metal Width: | 0.18um |
| F. Minimum Metal Spacing: | 0.18um |
| G. Bondpad Dimensions: | |
| H. Isolation Dielectric: | SiO ₂ |
| I. Die Separation Method: | Wafer Saw |

V. Quality Assurance Information

- | | |
|-----------------------------------|---|
| A. Quality Assurance Contacts: | Don Lipps (Manager, Reliability Engineering) Bryan Preeshl (Vice President of QA) |
| B. Outgoing Inspection Level: | 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% for all Visual Defects. |
| C. Observed Outgoing Defect Rate: | < 50 ppm |
| D. Sampling Plan: | Mil-Std-105D |

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{1000 \times 4340 \times 79 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 2.67 \times 10^{-9}$$

$$\lambda = 2.67 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at <http://www.maximintegrated.com/qa/reliability/monitor>. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.05 @ 25C and 0.93 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot KO82AQ001A)

The CM96-1 die type has been found to have all pins able to withstand a transient pulse of:

ESD-HBM: +/- 2500V per JEDEC JESD22-A114

ESD-CDM: +/- 750V per JEDEC JESD22-C101

Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.

Table 1
Reliability Evaluation Test Results

LMX331HAXK+T

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | SAMPLE SIZE | NUMBER OF FAILURES | COMMENTS |
|----------------------------------|--|----------------------------------|-------------|--------------------|---------------------|
| Static Life Test (Note 1) | Ta = 135°C Biased Time = 1000 hrs. | DC Parameters & functionality | 79 | 0 | K080BA004F, DC 0712 |

Note 1: Life Test Data may represent plastic DIP qualification lots.