RELIABILITY REPORT

FOR

DG442xxx

PLASTIC ENCAPSULATED DEVICES

February 19, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The DG442 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

IV.Attachments

I. Device Description

A. General

Maxim's redesigned DG442 analog switch now features on-resistance matching (4Ω max) between switches and guaranteed on-resistance flatness over the signal range (9Ω max). This low on-resistance switch conducts equally well in either direction. It guarantees low charge injection (10pC max), low power consumption (1.65mW), and an ESD tolerance of 2000V minimum per Method 3015.7. The new design offers lower off-leakage current over temperature (less than 5nA at $+85^{\circ}C$).

The DG442 is a quad, single-pole/single-throw (SPST) analog switch that has 4 normally open switches. Switching times are less than 250ns for t_{ON} and less than 70ns for t_{OFF} . This device operates from a single +10V to +30V supply, or bipolar ±4.5V to ±20V supplies.

B. Absolute Maximum Ratings

<u>ltem</u>	<u>Rating</u>
Voltage Referenced to V-	
V+	44V
GND	25V
V_{L}	(GND - 0.3V) to (V+ +0.3V)
Digital Inputs, Vs, VD (Note 1)	(V2V) to (V+ +2V) or 30mA
	(whichever occurs first)
Continuous Current (Any Terminal)	30mA
Peak Current, S or D (pulsed at 1ms, 10% duty cycle max)	100mA
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Continuous Power Dissipation (TA = +70°C)	
16-Pin DIP	842mW
16-Pin SO	696mW
16-Pin QFN	1538mW
Derates above +70°C	
16-Pin DIP	10.53mW/°C
16-Pin SO	8.7mW/°C
16-Pin QFN	19.2mW/°C

Note 1: Signals on S, D, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings.

II. Manufacturing Information

A. Description/Function: Improved, Quad, SPST Analog Switch

B. Process: S5HV - Medium voltage 5 micron silicon gate CMOS

C. Number of Device Transistors: 126

D. Fabrication Location: Oregon, USA

E. Assembly Location: Philippines, Malaysia, Thailand or Korea

F. Date of Initial Production: December, 1992

III. Packaging Information

A. Package Type: 16-Lead NSO 16-Lead PDIP 16-Lead QFN

B. Lead Frame: Copper Copper Copper

C. Lead Finish: Solder Plate Solder Plate Solder Plate

D. Die Attach: Silver-filled Epoxy Silver-filled Epoxy Silver-filled Epoxy

E. Bondwire: Gold (1.3 mil dia.) Gold (1.3 mil dia.) Gold (1.2 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: # 05-0301-0588 # 05-0301-0587 # 05-0301-0889

H. Flammability Rating: Class UL94-V0 Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard JESD22-A112: Level 1 Level 1 Level 1

IV. Die Information

A. Dimensions: 71 x 91 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 5 microns (as drawn)

F. Minimum Metal Spacing: 5 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Rel Operations)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 1360 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\Delta = 0.80 \text{ x } 10^{-9}$$

$$\lambda = 0.80 \text{ F.I.T. } (60\% \text{ confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5002) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The AG52-1 die type has been found to have all pins able to withstand a transient pulse of ± 800 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 50 mA and/or ± 20 V.

Table 1 Reliability Evaluation Test Results

DG442xxx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES		
Static Life Test	Static Life Test (Note 1)						
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		1360	0		
Moisture Testir	ng (Note 2)						
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	PDIP NSO QFN	77 77 77	0 0 0		
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0		
Mechanical Str	ess (Note 2)						
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0		

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- 3/ Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\forall_{S1} \), or \(\forall_{S2} \) or \(\forall_{S3} \) or \(\forall_{C1} \), or \(\forall_{C2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.




Mil Std 883D Method 3015.7 Notice 8






EXPOSED PAD PKG.



BONDABLE AREA

PKG. BODY SIZE: 5x5 mm

PKG. CODE: G1655-3		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
130×130	DESIGN			05-0301-0889	A



DOCUMENT I.D. 06-5002	REVISION C	MAXIM TITLE: BI Circuit (MAX327/332/352/353/362/365/313L/314L/DG202/212/309/412/413/442/445/412F/413	PAGE 2 OF 3
		F/313F/314F)	