High Power Hot Swap Controllers

- Dual Gate Drive
- SOA Timer
- Parallelable Controller
- FET-Bad Monitor

Analog Devices’ hot swap (HS) controllers have enabled board insertion and removal from live uninterrupted systems for decades. However, today’s power paths are quickly approaching kW levels of power, necessitating electronic protection that is more efficient and robust than ever before. In these mission-critical applications, basic HS controllers with a single gate drive have been used to drive parallel MOSFETs with low $R_{\text{DS(ON)}}$ and high safe operating area (SOA), resulting in unavoidably expensive solutions. To make things worse, MOSFET selection becomes more limited at higher current levels. Analog Devices’ high power HS controllers employ multiple patented features that relieve MOSFET selection and costs, providing savings over traditional hot swap solutions while augmenting high power performance and reliability.

**Key Features:**
- Enable safe board insertion and removal from live backplanes
- High voltage (-48 V to +80 V), high current operation
- Drive one or two MOSFET gates for high power applications
- Configurable single, parallel, or staged start MOSFET modes
- SOA timer to protect and optimize MOSFET usage
- Continuously monitor MOSFET health
- Parallel controllers for very high current levels
- I2C/SMBus telemetry or single-wire broadcast

<table>
<thead>
<tr>
<th>Decade</th>
<th>ADI Hot Swap Controller Innovation</th>
</tr>
</thead>
<tbody>
<tr>
<td>1990s</td>
<td>Single gate drive</td>
</tr>
<tr>
<td>2000s</td>
<td>Telemetry</td>
</tr>
<tr>
<td>2010s</td>
<td>Dual gate drive</td>
</tr>
</tbody>
</table>
Dual Gate Drive Operating Modes (Patented)

1. Parallel Mode
2. Low Stress Staged Start (LSSS) Mode
3. High Stress Staged Start (HSSS) Mode

Description:
Load current is evenly divided between two identical MOSFETs or two groups of MOSFETs. During a stress event, both MOSFETs share stress until the timer expires.

A small fraction of load current flows through a trickle MOSFET during startup. After power is good, a bypass MOSFET turns on and carries the load. During a stress event, both MOSFETs immediately cut off system power.

Load current starts to flow through a stress MOSFET during startup. After power is good, the bypass MOSFET turns on and carries the load. During a stress event, the bypass MOSFET turns off and the stress MOSFET attempts to ride through the fault until the timer expires.

Benefits:
Two gate drivers eliminate any possibility of one MOSFET taking on full transient stress due to gate threshold mismatch between two MOSFETs in a single gate drive solution.

Lower MOSFET temperatures by up to 52% vs. a single gate drive solution.

Use smaller, cheaper MOSFETs with half the SOA or start up a load twice as big using the same MOSFETs vs. a single gate drive solution.

Parallel Controllers (Patented)
Parallel controllers for very high load currents. Select ADI high power HS controllers with a COMM (communication) pin can be paralleled to coordinate turn on, turn off, and overcurrent faults between devices. Interchip communication includes making sure that all timers are held until each controller goes into their respective current limit. Mix and match controllers for flexible high power-expanding options!

Fixed CB Timer vs. Adjustable SOA Timer Example

Parallel controllers with a COMM (communication) pin can be paralleled to coordinate turn on, turn off, and overcurrent faults between devices. Interchip communication includes making sure that all timers are held until each controller goes into their respective current limit. Mix and match controllers for flexible high power-expanding options!

SOA Timer (Patented)
The SOA timer protects and optimizes MOSFET usage. Traditional hot swap controllers typically use a single external capacitor to set a fixed circuit breaker (CB) timer and ensure that a MOSFET operates within its SOA. This method prompts an expensive high SOA MOSFET to ride through the worst-case operating and fault conditions. Select ADI high power HS controllers also offer an SOA timer that uses an RC network to thermally model a MOSFET’s SOA capability, enabling full SOA utilization and cheaper lower SOA MOSFETs than the fixed CB timer method would allow for the same set of conditions.
FET-Bad Monitor (Patented)

ADI’s FET-bad monitor increases reliability and prevents catastrophic failure. Board debris can produce MOSFET leakage currents and gate shorts, potentially forcing a MOSFET to dissipate power beyond its capability and undetected when within the user-defined current limit (CL). As power levels increase, MOSFET failures become more prone to fires. Select ADI high power HS controllers can use the FET-bad monitor to continuously monitor the integrity of key MOSFET voltages, $V_{\text{GATE}}$ and $V_{\text{DS}}$. Then, if any faults are detected, MOSFETs are quickly turned off and may automatically retry connection when conditions are safe.

High Power Hot Swap Controller Family

<table>
<thead>
<tr>
<th>Part Number</th>
<th>$V_{\text{IN}}$ Operating Range (V)</th>
<th>Gate Drive</th>
<th>SOA Timer</th>
<th>Parallelable</th>
<th>FET-Bad Monitor</th>
<th>Telemetry</th>
<th>Max Operating Temp. (°C)</th>
<th>Package (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTC4281</td>
<td>2.9 to 33</td>
<td>Single</td>
<td></td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +85</td>
<td>4 × 5, 25-lead QFN</td>
</tr>
<tr>
<td>LTC4282</td>
<td>2.9 to 33</td>
<td>Dual</td>
<td></td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +85</td>
<td>5 × 5, 32-lead QFN</td>
</tr>
<tr>
<td>LTC4283</td>
<td>-9 to &gt;-80</td>
<td>Single</td>
<td>•</td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +125</td>
<td>5 × 7, 38-lead QFN</td>
</tr>
<tr>
<td>LTC4284</td>
<td>-9 to &gt;-80</td>
<td>Dual</td>
<td>•</td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +125</td>
<td>5 × 8, 44-lead QFN</td>
</tr>
<tr>
<td>LTC4237</td>
<td>6.5 to 80</td>
<td>Single</td>
<td>•</td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +125</td>
<td>4 × 5, 20-lead QFN, 20-lead SSOP</td>
</tr>
<tr>
<td>LTC4238</td>
<td>6.5 to 80</td>
<td>Dual</td>
<td>•</td>
<td>•</td>
<td></td>
<td></td>
<td>-40 to +125</td>
<td>4 × 5, 24-lead QFN, 24-lead SSOP</td>
</tr>
</tbody>
</table>

Circuits from the Lab® reference designs are built and tested by ADI engineers with comprehensive documentation and factory-tested evaluation hardware.

Engage with the ADI technology experts in our online support community. Ask your tough design questions, browse FAQs, or join a conversation.

Visit ez.analog.com

Visit analog.com/cftl