

$$DC = \frac{(V_{OUT} - V_{IN})}{V_{OUT}}$$

$$I_{IN} \sim \frac{V_{OUT} \cdot I_{OUT}}{V_{IN} \cdot \eta}$$

where η is the overall efficiency

$$I_{P-P} = |I_{IN}| \cdot 40\%$$

$$I_{P-P} = \frac{DC \cdot |V_{IN}|}{f \cdot L}$$

where f is the switching frequency

$$\text{or } L = \frac{DC \cdot |V_{IN}|}{f \cdot I_{P-P}}$$

Maximum inductor current ($I_{L(MAX)}$) is equal to peak switch current in this configuration. The IC has a maximum switch current ($I_{SW(MAX)}$) of 3A, so the maximum inductor current must remain below 3A. To keep switch current below the maximum, more inductance might be needed to keep the ripple current low enough.

$$I_{L(MAX)} = I_{SW(MAX)} = I_{IN} + \frac{I_{P-P}}{2}$$

Maximum output current ($I_{OUT(MAX)}$) is an approximation derived from the maximum allowable input current given the ripple current.

$$I_{OUT(MAX)} = \frac{\left(I_{SW(MAX)} - \frac{I_{P-P}}{2} \right) \cdot V_{IN} \cdot \eta}{V_{OUT}}$$

Input and Output Capacitors

Like a typical boost converter, the input capacitor in the negative boost topology has low ripple current and the output capacitor has high discontinuous ripple current. The size of the output capacitor is typically bigger than the input capacitor in order to handle the greater RMS ripple current.

$$I_{CIN(RMS)} = \frac{I_{P-P}}{\sqrt{12}}$$

$$I_{COUT(RMS)} = \sqrt{(1-DC) \cdot \left(I_{IN}^2 + \frac{I_{P-P}^2}{12} \right)}$$

The output capacitor ESR has a direct effect on the output voltage ripple

of the DC/DC converter. Choosing higher frequency switch-mode regulators reduces the need for excessive RMS ripple current rating. Regardless, a low-ESR output capacitor, such as a ceramic, can minimize the output voltage ripple of the negative boost converter.

$$\Delta V_{OUT(P-P)} = I_{SW(MAX)} \cdot ESR_{COUT}$$

Layout

Figures 1a and 1b show the high $\Delta I/\Delta t$ switching paths of the negative boost and positive buck DC/DC converters. This loop must be kept as small as possible, by minimizing trace lengths, in order to minimize trace inductance. The discontinuous currents in this path create very high $\Delta I/\Delta t$ values. Any trace inductance in this loop results in voltage spikes that can render a circuit noisy or uncontrollable. For this reason, circuit layout can be just as important as component selection. Note that the layout of the negative boost is similar to the positive buck regulator, with the locations of the input and output swapped. 