High Power, Single Inductor, Surface Mount Buck-Boost μModule Regulators Handle 36V$_{IN}$, 10A Loads

by Manjing Xie

Introduction

One of the most daunting tasks for a power supply designer is producing a high power density supply where the output voltage sits within the input voltage range. High power density buck-boost converters usually require complex and bulky magnetics, run at low efficiency, and place high electrical and thermal stresses on devices. The LTM4605 and LTM4607 μModule regulators can cure these buck-boost headaches. The secret is in reducing the component selection to an inductor, a sense resistor and bulk input and output capacitors. The resulting solution is as close to a plug-and-play buck-boost converter you can get in an IC form factor.

The LTM4605 and LTM4607 incorporate most of the components needed for a complete buck-boost solution in their 15mm × 15mm × 2.8mm low profile packages, including the switching controller, power FETs and support components.

The LTM4605 and LTM4607 incorporate most of the components needed for a complete buck-boost solution in their 15mm × 15mm × 2.8mm low profile packages, including the switching controller, power FETs and support components. Their synchronous 4-switch architecture can achieve up to 92% efficiency in boost mode and 97.7% efficiency in buck mode.

The LTM4605 has a 4.5V to 20V input range and a 0.8V to 20V output range, while the LTM4607 takes a 4.5V to 36V input to a 0.8V to 24V output. Such wide voltage ranges save signifi-
Design Features

Significant design time as one part can serve a wide variety of applications—reducing the need to certify and stock different parts for different applications. To round out these devices as complete power supplies, both include important safety features including true soft-start, output overvoltage protection (OVP) and foldback protection in buck, boost and buck-boost modes.

12V, 5A Supply from a 5V–36V Input

Figure 1 shows the LTM4607 providing a 12V, 5A output from a 5V–36V input. The LTM4607 operates as a buck converter at input voltages above the output, as a boost converter at input voltages well below the output, and a combination of the two in the transition region where the input voltage is close to the output.

Inside the LTM4605 and LTM4607

Figure 2 is a simplified internal diagram of the LTM4607, showing the two switching legs: the boost leg connected to the output, and the buck leg to the input. Each synchronous switching leg is formed by two MOSFETs. SW1 and SW2 tap the middle of the internal boost leg and buck leg respectively.

Operation of the LTM4607 buck, boost and transition regions can be seen in Figures 3 to 5. In buck mode, SW1 is connected to the output and the internal buck leg switches to regulate the output voltage. In boost mode, SW2 is connected to the input and the boost leg is in action. During the transition mode, when the input voltage is close to the output, both buck leg and boost legs are in action. To keep the internal bootstrap circuits constantly alive for both legs, the “inactive” leg refreshes every tenth cycle of the “active” leg. That is, the boost leg switches once for every ten switching cycles in buck mode while the buck leg switches similarly in boost mode.

Figure 6. Efficiency and power loss for the LTM4607 at different input voltages

Figure 7. Thermal images with V_out = 12V and 25°C ambient temperature.
Efficiency Considerations

The internal MOSFETs are optimized and able to deliver up to 12A output current for the LTM4605 and 10A for the LTM4607 in buck mode. The LTM4607’s maximum output current in boost mode is rated at 5A DC (typical). Either part can be easily paralleled for higher current applications (see next section). The current limitations are imposed by power losses from the internal MOSFETs.

Figure 6 shows the typical efficiency of the LTM4607 at various input voltages. Worst-case efficiency usually occurs at minimum and maximum V_IN. At minimum V_IN, increased inductor current and related conduction losses take the biggest bite out of efficiency, while at maximum V_IN, switching losses dominate. Derating is necessary under certain input, output and thermal conditions. Thermal images of the circuit shown in Figure 1 are shown in Figure 7. Note that Figure 7b shows a single µModule regulator supplying 10A in buck mode.

PolyPhase® Paralleling for High Output Current

If an application requires higher current than a single LTM4605 or LTM4607 can supply, two or more µModule regulators can be connected in parallel (Figure 8) to increase the available output current. The current

Figure 8. Schematic of two LTM4607 in parallel to provide 12V at 10A output from 6V to 36V source

Figure 9. Inductor current waveforms at start-up and load transient with two LTM4607s in parallel

9a

9b
mode architecture of the LTM4607 facilitates efficient PolyPhase operation (interleaved switch operation) of the parallel regulators. In a parallel setup, a single \( V_{OUT} \) set resistor is shared by the regulators. The current control signal and COMP pins are tied together, thus resulting in balanced current sharing, as shown in Figure 9.

The 200kHz to 400kHz phase lock loop of LTM4607 enables interleaved switch operation, which reduces input and output ripple current. Figure 8 shows two LTM4607s connected in parallel to provide a 12V, 10A output. Interleaved clock signals are generated by the LTC6908-1.

### PCB Layout Considerations

With over 12A of inductor current and four switching MOSFETs, care must be taken during the PCB layout to minimize EMI and thermal stress. Figure 10 shows the recommended component placement of components on both the top and bottom of the board.

There are two critical loops. One is formed by input capacitors, the SW2 pins, the sense resistor and GND; the other is formed by output capacitor, the SW1 pins, the sense resistor and GND. Because of the high \( \frac{dl}{dt} \) pulsing current in both loops, their area should be minimized. Thus, the sense resistor should be put directly beneath the module with as many vias as possible on \( R_{SENSE} \) and GND. When components are restricted to one layer, place the sense resistor as close as possible to the module. Low ESR and ESL ceramic capacitors should be used at the input and output and be placed as close to the module as possible. The second layer should be a solid ground plane.

Because both the LTM4605 and LTM4607 use a versatile and responsive current mode control architecture, an external sense resistor is required. Accurate sensing of the inductor current is required for both system stability and an accurate current limit. Because the sensed current is pulsating, parasitic inductance along the current path should be minimized. A Kelvin connection is recommended as shown in Figure 11, and the current sense traces should be close to each other.¹

Layout with the LTM4605 and LTM4607 couldn’t be easier—there are so few components—but it is important to carefully consider thermal design. SW1 and SW2 nodes should be connected to a large sized copper conductor utilizing the inner and bottom layers to help dissipate heat. Thermal vias should be placed beneath the module and on the copper planes as shown in Figure 10.

Since both the SW1 and SW2 nodes produce high \( \frac{dv}{dt} \) values, it is better to keep control signal traces away from these nodes.

To improve reliability and thermal performance, the thermal profile should be tuned to minimize voids. Also try to place control signals in inner layers to free the thicker top and bottom layers for current conduction and thermal dissipation.

(continued on page 36)
the differential and common mode input voltage are \( V_{IN(DM)} \) and \( V_{IN(CM)} \) respectively, the output voltages of op amp A and B are then \( V_{OUT} = (2R1/R0)V_{IN(DM)} \) and \( V_{OUT} = (2R1/R0)V_{IN(CM)} \) respectively. So

\[
V^- < V_{IN(CM)} < \frac{2R1}{R0} V_{IN(DM)} < V^+
\]

\[
V^+ + \frac{2R1}{R0} V_{IN(DM)} < V_{IN(CM)} < V^-
\]

\[
V^+ - \frac{2R1}{R0} V_{IN(DM)} < V_{IN(CM)} < V^-
\]

where \( V^+ \) and \( V^- \) are the positive and negative supply voltage respectively. The larger the first stage gain or input differential signal is, the narrower the input common mode range is. To widen the input common mode range, the first stage gain can be reduced, but this will compromise CMRR performance.

Figure 3 is a reduced circuit of Figure 2 with a unity gain buffer at the front stage. This circuit can achieve rail-to-rail input range. As mentioned previously, it won’t have the high CMRR of the circuit in Figure 2 since we reduced the front stage gain to unity. If the input resistance requirement can be eased, Figure 3 can be reduced to Figure 4, a single stage difference amplifier. The impedance of the non-inverting and inverting inputs are \( R3 \) and \( R5 + R6 \), respectively. An obvious advantage of the LTC6081 is its super low input bias current. Even with a 1MΩ input resistor \( R3 \) or \( R5 \), the less than 1pA input bias current of LTC6081 will add less than 1μV to \( V_{OS} \).

The above discussion assumes a perfect matching of \( R4/R3 \) and \( R6/R5 \). If \( R6/R5 = (1+\varepsilon) R4/R3 \) then the CMRR degrades to

\[
20\log \frac{A_V}{\varepsilon}
\]

where \( A_V \) is the differential gain of the instrumentation amplifier. For example, at gain of 10, to achieve 80dB CMRR, mismatch of \( R4/R3 \) and \( R6/R5 \) should be less than 0.1%. This is true for all the above three circuits. The advantage of the circuit in Figure 2 is that gain can be put at the front stage to ease the matching requirements of the second stage. Matching of \( R1 \) and \( R2 \) in Figure 2 is not important.

### Thermocouple Amplifier

Figure 5 shows the LTC6081 in a thermocouple amplifier. The 1MΩ resistors protect the circuit up to \( \pm350V \) with no phase reversal to amplifier output. The 1pA maximum IBIAS of the LTC6081 translates to a miniscule 0.05°C temperature error with the 1MΩ input protection resistor. The \( \pm90\mu V \) offset over the entire operating temperature range ensures a less than 2°C temperature offset.

### Conclusion

The LTC6081 and LTC6082 are high performance dual and quad op amps combining excellent noise, offset drift, CMRR, PSRR and input bias current specifications. They perform in a variety of topologies without compromising performance. LTC6081 is available in 8-lead MSOP and 10-lead DFN packages. LTC6082 is available in 16-lead SSOP and DFN packages.

---

**Sensor: Omega STC-TT-K-30-36 K-type thermocouple**

1MΩ resistors protect circuit to \( \pm350V \) with no phase reversal of amplifier output

1pA max IBIAS translates to 0.05°C error

90μV VOS \( \pm 2°C \) offset

**Figure 5. Thermocouple amplifier**

---

**LTM4605/07, continued from page 19**

### Notes

1 For more about layout with Kelvin sense resistors, see “Using Current Sensing Resistors with Hot Swap Controllers and Current Mode Voltage Regulators” by Eric Trelewicz in Linear Technology Magazine, September 2003, page 34