

IN THIS ISSUE...

COVER ARTICLE

A Clean 12-Bit, 10MSPS ADC
 1
 Richard Reay and Dave Thomas

Issue Highlights 2

LTC® in the News 2

DESIGN FEATURES

Micropower LDO Has the Lowest Noise and Quiescent Current in SOT-23 5
 Todd Owen

The LT®1576: 200kHz, 1.5A Monolithic Buck Converter
 8
 Lenny Hsiu

The LT1684 Solves the Global Ringing Problem 11
 Dale Eagar

LT1785 and LT1791: 60V, Fault-Tolerant RS485/RS422 Transceivers 13
 Gary Maulding

A Third Generation Dual, Opposing-Phase Switching Regulator Controller 16
 Steve Hobrecht

LTC1569-X, 10th Order, Linear-Phase Lowpass Filter Family is Tunable with a Single External Resistor 21
 Michael Kultgen

Ultralow Power 14-Bit Serial ADC Samples at 400ksps ... 23
 Dave Thomas and Kevin R. Hoskins

DESIGN IDEAS 28-37
 (complete list on page 28)

New Device Cameos 38

Design Tools 39

Sales Offices 40

A Clean 12-Bit, 10MSPS ADC

by Richard Reay and Dave Thomas

Introduction

As data conversion rates increase, it becomes difficult to find ADCs that have both good dynamic performance and clean linearity. An exception is the LTC1420, a 12-bit ADC that has excellent dynamics and linearity at sampling rates up to 10MSPS, making it ideal for communications, scanners and high speed data acquisition. The versatile LTC1420 operates from either single 5V or ±5V supplies, making it easy to interface to single- or dual-supply systems. A programmable on-chip reference and a PGA input circuit give the user a wide selection of input ranges.

LTC1420 Features

- ❑ 10MSPS sample rate
- ❑ Single 5 or ±5V supplies (250mW)
- ❑ 0.35LSB INL typical (1LSB max)
- ❑ 0.25LSB DNL typical (1LSB max)
- ❑ 71dB S/(N+D) and 83dB SFDR at 5MHz input
- ❑ 100MHz full-power-bandwidth sampling
- ❑ Input programmable gain amplifier
- ❑ Out-of-range indicator
- ❑ Small package: 28-pin narrow SSOP

continued on page 3




Figure 1. The LTC1420 block diagram shows the 12-bit pipelined ADC core, programmable reference, input PGA and on-chip sample-and-hold.



LT, LTC and LT are registered trademarks of Linear Technology Corporation. Adaptive Power, Burst Mode, C-Load, FilterCAD, Hot Swap, LinearView, Micropower SwitcherCAD, No R_{SENSE}, Operational Filter, OPTI-LOOP, PolyPhase, SwitcherCAD and UltraFast are trademarks of Linear Technology Corporation. Other product names may be trademarks of the companies that manufacture the products.

LTC1420, continued from page 1

Flexible, Yet Easy to Use

The LTC1420 is a complete solution, with an on-chip sample-and-hold, a 12-bit pipelined ADC and a 15ppm programmable reference (Figure 1). The wideband sample-and-hold circuit can sample analog inputs beyond the Nyquist rate up to its 100MHz bandwidth. The sample-and-hold can operate with single-ended inputs or differential inputs with an outstanding CMRR of 75dB. A low impedance, 2.5V reference output is provided (V_{CM}); it can be used as the negative analog input for single-supply applications. The on-chip programmable reference can be set to 2.048V or 4.096V, or turned off so an external reference can be used.

The LTC1420 has the cleanest linearity of any ADC at this speed. Figures 2 shows typical linearity plots, with better than 0.35LSB INL and 0.25LSB DNL. The INL and DNL errors are guaranteed to be less than 1LSB over temperature for both single supply- and dual-supply applications.

The dynamic performance of the LTC1420 is exceptional, with typical values of 71dB S/(N+D) (signal-to-noise and distortion ratio) and 83dB SFDR (spurious free dynamic range) at Nyquist. The smooth linearity also gives clean dynamic performance with low level input signals, where performance can be degraded by the INL jumps and wobbles found in competitors' products (Figure 3). Figure 4 shows a 2048-point FFT plot of the LTC1420 with a 5MHz input signal.




Figure 2. Typical INL (left) and DNL (right) of the LTC1420; the INL/DNL are 0.35LSB/0.25LSB typical and 1LSB max over temperature.

Single-Supply or Dual-Supply Operation

A single-supply ADC can be cumbersome to work within a dual-supply system. A signal with a common mode of zero volts has to be shifted up to the common mode of the ADC. Shifting the common mode voltage can be accomplished with AC coupling, but DC information is lost. Alternatively, an op amp level shifter can be used but this adds circuit complexity and additional errors. The LTC1420 can operate with dual supplies, allowing direct coupling to the input.

If a single supply is used, the dynamic performance of most ADCs is optimal when the common mode voltage of the input signal is at midsupply (2.5V). To generate this voltage, competitors' products require an external voltage reference or external resistors and capacitors. The LTC1420 is much easier to use: simply connect A_{IN^-} to the 2.5V V_{CM} pin. In dual-supply applications, A_{IN^-} can be connected directly to ground. AC coupling signals to the LTC1420 is also easy. All of these modes are shown in Figure 5.

Programmable On-Chip Reference

The LTC1420 has two reference pins, V_{CM} and V_{REF} , and a reference programming pin, SENSE. V_{CM} is a low impedance 2.5V pin that can be used as the common mode input voltage. The voltage at the V_{REF} pin sets the input span of the ADC to $\pm V_{REF}/2$. If the SENSE pin is connected to V_{REF} or




Figure 3. Typical INL for a competitor's 12-bit, 10Msps ADC; Small input signals near the large jumps and wobbles in the INL will have poor dynamic performance. The clean INL of the LTC1420 prevents this problem.

ground, internal circuitry converts the 2.5V reference to either 2.048V or 4.096V at the V_{REF} pin. With a temperature coefficient of 15ppm/°C, both V_{CM} and V_{REF} are suited to serve as the master reference of the system. However, if an external reference is required, tie SENSE to V_{DD} and the on-chip reference amplifier will be turned off and V_{REF} can be directly driven by an external reference.

Pipelined Architecture for High Speed

A/D converters with the cleanest performance are usually made with nonpipelined successive approximation (SAR) based architectures. This is because pipelined converters usually have errors that occur when information is passed from stage to stage in the pipeline. Despite this drawback, pipelining is necessary to obtain high conversion rates. The LTC1420 solves this problem by using a proprietary pipelined architecture that is fast but has accuracy similar to that of slower SAR-type converters. With the LTC1420 you get fast, clean performance without the headache of complicated, time-consuming self-calibration.

Figure 6 shows the timing diagram for the LTC1420. The rising edge of CLK begins a conversion and the digital outputs are updated 70ns later. As with all pipelined ADCs, there is latency in the output data. Output data is updated from the LTC1420 two clock cycles plus 70ns after the




Figure 4. A 2048-point FFT plot of the LTC1420 at 10Msps for a 5.05MHz input signal; the SNR is 71.2dB, SFDR is 85.1dB, THD is -82.4dB and S/(N + D) is 70.9dB.

input is sampled, so data can be correctly latched on the third rising edge after the conversion starts.

Easy Interface to 5V or 3V Systems

Another nice feature of the LTC1420 is its dedicated pin for the digital output supply (OV_{DD}). This supply can be set to 5V or 3V, allowing direct interface to 3V systems. Some competitors' parts support only 5V digital outputs, requiring level-shifting circuitry when interfacing to a 3V system. If 5V digital outputs are desired, OV_{DD} can simply be shorted to V_{DD} to save a bypass capacitor.

Small Footprint

A tiny package and minimal external components make the LTC1420 the smallest 12-bit 10Msps solution on the market. Its 28-pin narrow SSOP package is just 0.09in², and only four to five 1μF ceramic chip bypass capacitors are needed. Competitors' parts come in larger packages and can require ten to fifteen bypass capacitors, resistor dividers, external voltage references and op amp level shifters.




Figure 5. It is simple to directly connect a single-ended signal for a dual-supply (A) or single-supply (B) system ($V_{REF} = 4.096V$). AC coupling the LTC1420 is also straightforward (C, D).




Figure 6. This timing diagram shows two cycles of pipeline delay. The sample is taken on the rising clock edge. Data is available on the third following rising edge.

Conclusion

The LTC1420 is a simple, flexible 12-bit 10Msps ADC that is easy to use. It has the clean linearity and dynamic performance of a SAR-type ADC at

the conversion speed of a pipelined converter. With its high performance and tiny footprint, it is a clear solution for high speed data acquisition.

For more information on parts featured in this issue, see <http://www.linear-tech.com/go/ltmag>