Versatile Controller Simplifies High Voltage DC/DC Converter Designs

by Tom Sheehan

Introduction

The LT3724 is a single-switch DC/DC controller that can be used in medium power step-down, step-up, inverting and SEPIC converter topologies. It offers simple solutions to regulating system voltages at high efficiencies over a wide input voltage range (4V–60V) and wide load range.

LT3724 Features

The LT3724 uses a 200kHz fixed-frequency current-mode architecture. An internal high voltage bias regulator allows for simple startup and biasing, and it can be back driven by the output to increase supply efficiency and lower power dissipation in the IC.

User selectable Burst Mode operation can maintain high efficiency over a wide load range. In Burst Mode operation quiescent current is reduced to under 100µA, making the LT3724 ideal for use in applications with supply maintenance requirements or light load and no-load conditions. A precision shutdown pin threshold allows for easy supply under voltage lockout where quiescent currents are reduced to less than 10µA.

Supply short circuit control is via an external sense resistor, through which the LT3724 continuously monitors inductor current. If the inductor current exceeds the maximum current sense threshold, pulse skipping occurs.

The LT3724 also incorporates a programmable soft-start that controls the slew rate of the converter output voltage during startup to reduce supply inrush currents and output voltage overshoot.

The gate driver is capable of driving large, low $R_{DS(ON)}$, standard level, n-channel MOSFETS without the need for a gate drive buffer. The driver uses a bootstrapped supply rail which allows it to drive either a high side MOSFET, as found in buck converters, or a low side MOSFET, as found in boost converters.

On-Board Regulator

The LT3724’s internal 8V linear regulator eliminates the need for an external regulator or a slow-charge hysteretic start scheme. This regulator generates the local supply that powers the IC ($V_{CC}$), from the converter input supply, $V_{IN}$.

The on-board regulator can operate the IC continuously, provided the input voltage and/or FET gate charge currents are low enough to avoid excessive power dissipation in the part.

Common practice uses the on board regulator during startup and then back drives the $V_{CC}$ pin above its 8V regulated voltage during operation. This reduces the power dissipation in the IC and increases converter efficiency. The LT3724 has a start-up requirement of $V_{IN} \geq 7.5V$. This assures that the on-board regulator brings $V_{CC}$ pin above its undervoltage lockout threshold of 6.25V. If $V_{CC}$ is maintained using an external supply, such as the converter output, the LT3724 can continue to operate with $V_{IN}$ as low as 4V.

Burst Mode Operation

The LT3724 employs low-current Burst Mode operation to maximize ef-
efficiency during light-load and no-load conditions. Burst Mode is enabled by shorting the BURST_EN pin to SGND and can be disabled by shorting BURST_EN to V_FB.

When the required switch current, sensed via the V_C pin voltage, is below 15% of programmed current limit, the Burst Mode function is engaged. During the Burst interval, switching ceases and all internal IC functions are disabled, with the exception of the V_CC regulator, error amplifier, and bandgap reference. Current at the V_IN pin is reduced to 20µA and V_CC current is reduced to 80µA. If no external drive is provided for V_CC, all V_CC bias currents originate from the V_IN pin, giving a total V_IN current of 100µA. An internal negative-exursion clamp on the V_C pin is set at 100mV below the switch disable threshold, limiting the negative excursion of the pin voltage and minimizing converter output ripple during Burst Mode operation.

**Precision Shutdown Threshold**

The LT3724 SHDN pin is used for precision shutdown in analog monitoring applications, as well as logic-level controlled applications. Input supply undervoltage lockout for supply sequencing or start-up over-current protection is easily achieved by driving
the SHDN pin with a resistor divider from the \( V_{\text{IN}} \) supply, such that the divider output is 1.35V when \( V_{\text{IN}} \) is at the desired undervoltage lockout rising threshold voltage. 120mV of input hysteresis on the SHDN pin allows the IC to withstand almost 10% of input supply droop before disabling the converter. The SHDN pin has a secondary threshold of 0.5V, below which the IC operates in an ultralow-current shutdown mode with \( I_{\text{IN}} \) < 10 \( \mu \)A. The shutdown function can be disabled by connecting the SHDN pin to \( V_{\text{IN}} \) through a large value pull-up resistor.

**Continuous High-Side Inductor Current Sensing**

The LT3724 uses a wide common-mode input range current sense amplifier that operates over a 0V to 36V range. This current sense amplifier provides continuous inductor current sensing via an external sense resistor. This scheme does not require blanking intervals or a minimum on-time to monitor current, an advantage over schemes that sense switch current. The sense amplifier monitors inductor current independent of switch state, so the main switch is not enabled unless the inductor current is below the current that corresponds to the \( V_{\text{C}} \) pin voltage. This “turn-on” decision is performed at the start of each cycle, and individual switch cycles are skipped should an over-current condition occur. This eliminates many of the potential over-current dangers caused by minimum on-time requirements, such as those that can occur during startup, short-circuit, or abrupt input transients.

**Current Mode Control**

The LT3724 uses current mode control architecture enabling a higher supply bandwidth thereby improving line and load transient response. Current mode control also requires fewer compensation components than voltage mode control architectures, making it much easier to compensate over all operating conditions.

Power for the IC is obtained directly from \( V_{\text{IN}} \) through the LT3724’s internal \( V_{\text{CC}} \) regulator. \( V_{\text{IN}} \) UVLO is programmed via a resistor divider to enable the LT3724 at 90% of the specified low end of \( V_{\text{IN}} \) range, or 27V, which corresponds to the SHDN pin voltage exceeding 1.35V. The SHDN input has 120mV of hysteresis, so the converter is disabled if \( V_{\text{IN}} \) drops below 24V.

The LT3724 soft-start function controls the rising slew rate of the output voltage at startup such that the current through the soft start capacitor is 2\( \mu \)A, so the converter output rises at a controlled rate of 2\( \mu \)A/1nF, or 2V/mS. Figure 3 shows the soft start ramp.

**4V–60V to 12V, 2A SEPIC Converter**

In LT3724 converter applications with output voltages in the 9V to 20V range, back-feeding \( V_{\text{CC}} \) from the converter output is accomplished by connecting a diode from the supply output to the \( V_{\text{CC}} \) pin. Figure 4 shows a 15V to 12V, 2A SEPIC converter configured to use the 12V output voltage to back drive \( V_{\text{CC}} \). This application also shows the versatility of the LT3724 by configuring it to control a SEPIC converter.

SEPIC converters are used where the input voltage can be both less than or greater than the output voltage, such as a battery powered application.

In some DC/DC converter applications, the converter must withstand or operate through intermittent input voltage excursions. This is typical of automotive battery-voltage applications, where high voltage line transients such as load-dump or low voltage transients such as startup must be accommodated. This converter design is optimized to operate with a 15V nominal input voltage but can regulate the output voltage over a wide input range of 4V to 60V. Figure 5 shows the converter efficiency and power loss vs load current.

This converter also uses an external current limit fold-back scheme. This fold-back circuit consists of a single 1N4148 diode (D2) and a resistor (R5). continued on page 34.
voltage of 5V is applied to the REF-COMP pin (tie VREF pin to 0V to turn off internal reference buffer).

**Internal Reference**

This family has an on-chip, temperature compensated, curvature corrected, bandgap reference that is factory trimmed to 2.5V for the LTC1867 and the LTC1863, and 1.25V for the LTC1867L and the LTC1863L. The reference is internally connected to a reference amplifier and is available at VREF (Pin 10). A 6kΩ resistor in the LTC1867 and the LTC1863 (3kΩ resistor for the LTC1867L and the LTC1863L) is in series with the output so that it can be easily overdriven by an external reference if better drift and/or accuracy are required as shown in Figure 6. The reference amplifier gains the VREF voltage by 1.638 to 4.096V at REFCOMP (Pin 9). This reference amplifier compensation pin, REFCOMP, must be bypassed with a 10µF ceramic or tantalum in parallel with a 0.1µF ceramic for best noise performance.

**Low Power Improves Battery Life**

The LTC1867 and LTC1863 consume only 1.3mA at a sampling rate of 200ksps. As the sampling frequency is reduced, the converters use even less supply current with the automatic Nap feature. For example, the parts draw only 760µA and 200µA at sampling frequencies of 100ksps and 10ksps, respectively.

Automatic Nap mode is active when the CS/CONV pulse width is longer than the conversion time of the A/D converter. The part goes to Nap mode automatically right after a conversion is completed and remains powered down (the ADC draws 150µA in Nap mode) as long as the CS/CONV stays HIGH after conversion. The internal reference, however, is still active and provides a 2.5V output. In this way, the LTC1867/LTC1863 requires no additional wake up time before the next conversion is started. Figure 7 shows how the supply current is greatly reduced as the sample rate is decreased when using this feature.

The ADCs can also go into the Sleep mode during long inactive periods. In sleep mode the internal reference is also powered down, thus reducing the draw to leakage currents of less than 1µA. The wake up time out of the sleep mode is determined by how fast the reference bypass capacitors can be charged. The wake up time can be estimated with the values of bypass capacitor on VREF and the on-chip resistor between the internal reference and VREF pin. For the 16-bit LTC1867L, the wake up time can be estimated as:

(resistor value) • (bypass capacitor value) • (number of time constant needed to settle to 16-bit accuracy)

or (3k • 2.2µF • 11).

Typically with bypass capacitors of 2.2µF and 10µF on the VREF and REFCOMP pins, this takes about 80ms for LTC1867L. However, if an external reference is used, the wake up time is less than 10ms.

When the CS/CONV pulse is shorter than the conversion time, the ADCs stay powered up and the Automatic Nap mode is not activated. In this configuration, the digital output, SDO, becomes active after the conversion is completed. Figures 8 and 9 show the timing diagrams for the two cases described.

**Conclusion**

The LTC1867 family packs an 8-channel analog input multiplexer, low-power A/D converter, serial I/O, and an internal reference in a narrow 16-pin SSOP package. With outstanding DC and AC performance, and equipped with the automatic Nap and Sleep modes for power reduction, these complete A/D converters can be used in many space-sensitive as well as low power applications.

---

**LT3724, continued from page 30**

The current limit fold-back circuit provides additional control during the first few switch cycles of start-up, and provides reduced short-circuit output current. When the output is at ground, the diode/resistor clamp the VC pin to a value that corresponds to 25% of the programmed maximum current. This circuit is only active with VOUT close to ground, and becomes completely disabled once the output voltage rises past about 10% regulation.

**8V–16V to 24V, 50W Boost Converter**

The 24V Boost converter shown in Figure 6 achieves over 95% conversion efficiency at 50W with less than 20 components. Because this is a boost converter, VCC is driven by the input voltage to improve efficiency and lower power dissipation. Figure 7 shows efficiency and power loss vs load current.

**Conclusion**

The LT3724 is a feature packed DC/DC controller that is versatile enough to be configured to control multiple converter topologies. It offers a simple and inexpensive solution to regulating system voltages at high efficiencies over a wide input voltage range and wide load range.

The integrated high voltage regulator facilitates true single-supply operation. Burst Mode operation improves efficiency during light load and no load operation. The current mode control architecture allows for simple design of the power supply control loop and excellent transient response. Continuous current sensing protects the supply from being damaged during an over current or short circuit fault condition. The innovative soft start function limits output voltage overshoot and inrush current during startup, brownout or short circuit recovery.