

8 7 6 5 4 3 2 1

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

RELAY CONTROL CHART

CONTROL	CODE	DEVICE	FUNCTION	CONNECTOR

JUMPER TABLE		
JP#	ON	OFF
1		
2		
3		
4		
5		

* SEE ASSEMBLY INSTRUCTIONS

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE	16FEB15	LIANG XU
B	AS PER ECR-057768	26FEB16	LIANG XU


P.O SPEC.	BK/BD SPEC.	SOCKET OEM	OEM PART#	HANDLER

TEMPLATE ENGINEER -	DATE	SCHEMATIC	
HARDWARE SERVICES -			
HARDWARE SYSTEMS -		HW TYPE : Customer Evaluation	
TEST ENGINEER -		Product(s): AD9576	
COMPONENT ENGINEER -		: N/A	
TEST PROCESS -		PACKAGE : 64-lead 9X9X0.75 CSP-family	
HARDWARE RELEASE -		: 0.5MM-pitch StyleVendor Style	
DESIGNER V. JAYME II	16FEB15	MASTER PROJECT TEMPLATE TBD	TESTER TEMPLATE no_template
PTD ENGINEER LIANG XU	16FEB15	DRAWING NO. 02_040335	
CHECKER -		REV. B	
<small>UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES</small> TOLERANCES DECIMALS X.XX +0.010 FRACTIONS +1/32 ANGLES +2 X.XXX +0.005		SIZE D	SCALE 1:1
		CODE ID NO. CodeID	SHEET 1 OF 7


8 7 6 5 4 3 2 1

AD9576 SECTION


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





CURRENT ESTIMATION(TYP) : 400 MA
 CURRENT ESTIMATION(MAX) : 550 MA



NOTE: C1 DO NOT INSTALL, ONLY FOR 8KHZ REFIN



SP_sel0	SP_sel1	spi_i2c_select[3:0]	function
Floating	Floating	0000	SPI with PPR
Floating	Low	0001	I2C with address 0x39
Floating	High	0010	I2C with address 0x3a
Low	floating	0011	I2C with address 0x3b
Low	Low	0100	I2C with address 0x3c
Low	High	0101	I2C with address 0x3d
High	Floating	0110	I2C with address 0x3e
High	Low	0111	I2C with address 0x3f
High	High	1000	SPI without PPR




	SCHEMATIC		
	HW TYPE : Customer Evaluation Product(s) : AD9576 : N/A		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_040335	REV B	
PTD ENGINEER LIANG XU	SIZE D	SCALE 1:1	SHEET 2 OF 7

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

REF INPUTS SECTION


REF0 INPUT



EXTERNAL INPUT


REF0 FORMAT: DIFF

EXTERNAL SE INPUT, RECOMMEND SQUARE WAVE




XTAL INPUT

REF0 FORMAT: XTAL




STANDARD XO INPUT

REF0 FORMAT: CMOS



CONNECT PIN1 AND PIN2 OF P207/P208 FOR DIFF INPUT
CONNECT PIN3 AND PIN2 OF P207/P208 FOR XTAL INPUT
CONNECT P202 AND ENABLE XO0_EN FOR XO INPUT


REF1 INPUT



EXTERNAL INPUT


REF1 FORMAT: DIFF

EXTERNAL SE INPUT, RECOMMEND SQUARE WAVE




XTAL INPUT

REF1 FORMAT: XTAL




STANDARD XO INPUT

REF1 FORMAT: CMOS




CONNECT PIN1 AND PIN2 OF P209/P210 FOR DIFF INPUT
CONNECT PIN3 AND PIN2 OF P209/P210 FOR XTAL INPUT
CONNECT P204 AND ENABLE XO1_EN FOR XO INPUT

REF2 INPUT




EXTERNAL INPUT

REF2 FORMAT: DIFF




XTAL INPUT

REF2 FORMAT: XTAL



STANDARD XO INPUT

REF2 FORMAT: CMOS




CONNECT PIN1 AND PIN2 OF P211/P212 FOR DIFF INPUT
CONNECT PIN3 AND PIN2 OF P211/P212 FOR XTAL INPUT
CONNECT P206 AND ENABLE XO2_EN FOR XO INPUT

NOTE:DEFAULT FOR EXTERNAL 3.3V CMOS MONITOR CLOCK INPUT


ANALOG DEVICES		SCHEMATIC			
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</small>		HW TYPE : Customer Evaluation		DRAWING NO. 02_040335	
		Product(s) : AD9576		REV B	
DESIGN VIEW <DESIGN_VIEW>		SIZE D	SCALE 1:1	SHEET 3 OF 7	
PTD ENGINEER LIANG XU					

CLOCK OUTPUTS SECTION


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




OUT0: HSTL/LVDS/1.8VCMOS




OUT4: HSTL/LVDS/1.8VCMOS




OUT8: HSTL/LVDS/HCSL/LVCMOS (1.8V/2.5V/3.3V)




OUT1: HSTL/LVDS/1.8VCMOS




OUT5: HSTL/LVDS/1.8VCMOS




OUT9: HSTL/LVDS/HCSL/LVCMOS (1.8V/2.5V/3.3V)




OUT2: HSTL/LVDS/1.8VCMOS




OUT6: HSTL/LVDS/1.8VCMOS



OUT10: HSTL/LVDS/HCSL/LVCMOS (1.8V/2.5V/3.3V)



OUT3: HSTL/LVDS/1.8VCMOS



OUT7: HSTL/LVDS/1.8VCMOS



- NOTE1: OUT0-7 DEFAULT CONFIGURATION FOR HSTL/LVDS
- NOTE2: REMOVE 100OHM TERMINATION FOR LVDS MODE IF JITTER IS NOT GOOD FROM E5052
- NOTE3: REMOVE 100OHM TERMINATION FOR 1.8V CMOS MODE
- NOTE4: THE UNBALANCE OF TRASFORMER CAN INCREASE THE COUPLING

- NOTE1: OUT8-10 DEFAULT CONFIGURATION FOR 3.3V CMOS
- NOTE2: SOLDER 500HM TO GND FOR HCSL MODE
- NOTE3: SOLDER 100OHM AND CHANGE 500HM SERIES RESISTOR TO 0OHM FOR LVDS/HSTL MODE


SCHEMATIC			
		HW TYPE : Customer Evaluation Product(s) : AD9576 : N/A	
DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. 02_040335	
PTD ENGINEER LIANG XU		SIZE D	SCALE 1:1
		SHEET 4 OF 7	
		REV B	

USB SECTION



REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




USB CONNECTOR




EEPROM



SPI/I2C SWITCH JUMPERS




CONTROL JUMPERS




NOTE: DON'T PRESS THE RESETB BUTTON OR SWITCH THE REF_SEL JUMPER WHEN RESETB AND REF_SEL ARE CONNECTED WITH USB CONTROLLER

XO CONTROL JUMPERS




DEFAULT: CONNECT WITH GND TO DISABLE XO
ENABLE XO: DISCONNECT WITH GND

MONITOR SIGNAL HEADERS



LEDS




SCHEMATIC			
ANALOG DEVICES		HW TYPE : Customer Evaluation Product(s) : AD9576 : N/A	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_040335	REV B	
PTD ENGINEER LIANG XU	SIZE D	SCALE 1:1	SHEET 5 OF 7

PPR CONTROL SECTION

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

PPR2/PPR3 Profile #	PPR2 State	PPR3 State	REF0/REF1 Freq (MHz)	OUT0-3 Freq (MHz)	OUT0-3 Format	OUT4-5 Freq (MHz)	OUT4-5 Format	OUT6-7 Freq (MHz)	OUT6-7 Format	OUT8-9 Freq (MHz)	OUT8-9 Format	PPR0 State
0	0	0	25	PD	HSTL	PD	HSTL	PD	HSTL	PD	HSTL	Receiver
1	0	1	25	156.25	HSTL	156.25	HSTL	156.25	HSTL	156.25	HSTL	LC-PLL
2	0	2	25	156.25	LVDS	156.25	LVDS	156.25	LVDS	156.25	LVDS	LC-PLL
3	0	3	25	156.25	HSTL	156.25	HSTL	100	HSTL	25	3.3V CMOS	Receiver
4	0	4	25	156.25	LVDS	156.25	LVDS	100	HSTL	25	3.3V CMOS	Receiver
5	0	5	25	156.25	HSTL	125	HSTL	100	HSTL	50	3.3V CMOS	Ring-PLL
6	0	6	25	156.25	HSTL	125	HSTL	100	HSTL	25	3.3V CMOS	Receiver
7	0	7	25	156.25	LVDS	125	LVDS	100	HSTL	25	3.3V CMOS	Receiver
8	1	0	25	156.25	LVDS	125	LVDS	25	HSTL	25	3.3V CMOS	Receiver
9	1	1	25	156.25	HSTL	125	HSTL	25	HSTL	25	3.3V CMOS	Receiver
10	1	2	25	156.25	HSTL	100	HSTL	50	HSTL	125	HSTL	LC-PLL
11	1	3	25	156.25	LVDS	100	LVDS	50	HSTL	125	HSTL	LC-PLL
12	1	4	25	156.25	LVDS	100	LVDS	100	LVDS	25	3.3V CMOS	Receiver
13	1	5	25	156.25	HSTL	100	HSTL	25	HSTL	25	3.3V CMOS	Receiver
14	1	6	25	156.25	LVDS	100	LVDS	25	HSTL	25	3.3V CMOS	Receiver
15	1	7	25	156.25	HSTL	100	HSTL	125	HSTL	312.5	HSTL	LC-PLL
16	2	0	25	156.25	LVDS	100	LVDS	125	LVDS	312.5	LVDS	LC-PLL
17	2	1	25	156.25	HSTL	312.5	HSTL	125	HSTL	25	HSTL	Receiver
18	2	2	25	156.25	LVDS	312.5	LVDS	125	LVDS	25	LVDS	Receiver
19	2	3	25	312.5	HSTL	100	HSTL	100	HSTL	156.25	HSTL	LC-PLL
20	2	4	25	312.5	LVDS	100	LVDS	100	LVDS	156.25	LVDS	LC-PLL
21	2	5	25	312.5	HSTL	100	HSTL	125	HSTL	156.25	HSTL	LC-PLL
22	2	6	25	312.5	LVDS	100	LVDS	125	LVDS	156.25	LVDS	LC-PLL
23	2	7	25	312.5	HSTL	100	HSTL	156.25	HSTL	156.25	HSTL	LC-PLL
24	3	0	25	312.5	LVDS	100	LVDS	156.25	LVDS	156.25	LVDS	LC-PLL
25	3	1	25	625	HSTL	100	LVDS	100	LVDS	156.25	HSTL	LC-PLL
26	3	2	25	100	HSTL	312.5	HSTL	156.25	HSTL	125	HSTL	LC-PLL
27	3	3	25	100	LVDS	312.5	LVDS	156.25	LVDS	125	LVDS	LC-PLL
28	3	4	25	100	HSTL	312.5	HSTL	156.25	HSTL	25	HSTL	Receiver
29	3	5	25	100	LVDS	312.5	LVDS	156.25	LVDS	25	LVDS	Receiver
30	3	6	25	100	HSTL	100	HSTL	100	HSTL	100	HCSL	LC-PLL
31	3	7	25	100	LVDS	100	LVDS	100	LVDS	100	HCSL	LC-PLL
32	4	0	25	125	HSTL	125	HSTL	125	HSTL	125	HSTL	LC-PLL
33	4	1	25	125	LVDS	125	LVDS	125	LVDS	125	LVDS	LC-PLL
34	4	2	25	125	HSTL	100	HSTL	100	HSTL	33.33	HSTL	Ring-PLL
35	4	3	25	125	LVDS	100	LVDS	100	LVDS	33.33	LVDS	Ring-PLL
36	4	4	25	125	HSTL	100	HSTL	25	HSTL	25	HSTL	Receiver
37	4	5	25	125	LVDS	100	LVDS	25	LVDS	25	LVDS	Receiver
38	4	6	25	25	LVDS	25	LVDS	125	LVDS	100	HCSL	LC-PLL
39	4	7	25	100	LVDS	100	LVDS	125	HSTL	25	3.3V CMOS	Receiver
40	5	0	25	100.000	HSTL	100.000	HSTL	125.000	HSTL	25	3.3V CMOS	Receiver
41	5	1	25	156.250	HSTL	50.000	HSTL	125.000	HSTL	25	3.3V CMOS	Receiver
42	5	2	25	156.250	LVDS	50.000	LVDS	125.000	LVDS	25	3.3V CMOS	Receiver
43	5	3	25	100.000	HSTL	100.000	HSTL	100.000	HSTL	100	HCSL	Ring-PLL
44	5	4	25	100.000	LVDS	100.000	LVDS	100.000	LVDS	100	HCSL	Ring-PLL
45	5	5	25	25.000	HSTL	25.000	HSTL	25.000	HSTL	400	LVDS	Ring-PLL
46	5	6	25	156.25	HSTL	50	HSTL	125	HSTL	400	HCSL	Ring-PLL
47	5	7	25	156.25	LVDS	50	LVDS	125	LVDS	400	HCSL	Ring-PLL
48	6	0	25	70.656	HSTL	70.656	HSTL	70.656	HSTL	25	HSTL	Receiver
49	6	1	25	24.576	HSTL	24.576	HSTL	24.576	HSTL	100	HCSL	Ring-PLL
50	6	2	25	24.576	LVDS	24.576	LVDS	24.576	LVDS	100	HCSL	Ring-PLL
51	6	3	25	322.26563	HSTL	161.13281	HSTL	161.13281	HSTL	100	HCSL	Ring-PLL
52	6	4	25	322.266	LVDS	161.133	LVDS	161.133	LVDS	100	HCSL	Ring-PLL
53	6	5	25	148.500	HSTL	148.500	HSTL	148.500	HSTL	100	HCSL	Ring-PLL
54	6	6	25	148.5	LVDS	148.5	LVDS	148.5	LVDS	100	HCSL	Ring-PLL
55	6	7	19.44	644.53125	HSTL	161.13281	HSTL	161.13281	HSTL	100	HCSL	Ring-PLL
56	7	0	19.44	644.53125	LVDS	161.13281	LVDS	161.13281	LVDS	100	HCSL	Ring-PLL
57	7	1	19.44	156.25	HSTL	125	HSTL	50	HSTL	100	LVDS	Ring-PLL
58	7	2	19.44	156.25	LVDS	125	LVDS	50	LVDS	100	LVDS	Ring-PLL
59	7	3	30.72	156.25	HSTL	50	HSTL	125	HSTL	25	3.3V CMOS	LC-PLL
60	7	4	30.72	156.25	LVDS	50	LVDS	125	LVDS	25	3.3V CMOS	LC-PLL
61	7	5	30.72	156.25	HSTL	125	HSTL	50	HSTL	100	HCSL	Ring-PLL
62	7	6	30.72	156.25	LVDS	125	LVDS	50	LVDS	100	HCSL	Ring-PLL
63	7	7	122.88	122.88	HSTL	122.88	HSTL	122.88	HSTL	400	LVDS	Ring-PLL



PPR0 State	REF0/REF1 Input Format	REF2 Input Format	REFIN Selected For LC PLL	REFIN Selected For Ring PLL	REF Doubler For LC PLL	REF Doubler For Ring PLL
0	XTAL	2.5V/3.3V CMOS	REF0 or REF1	REF0 or REF1	ON	OFF
1	2.5V/3.3V CMOS	2.5V/3.3V CMOS	REF0 or REF1	REF0 or REF1	ON	OFF
2	2.5V/3.3V CMOS	2.5V/3.3V CMOS	REF0 or REF1	REF0 or REF1	OFF	OFF
3	DIFF	2.5V/3.3V CMOS	REF0 or REF1	REF0 or REF1	OFF	OFF
4	XTAL	XTAL	REF0 or REF1	REF2	ON	OFF
5	2.5V/3.3V CMOS	2.5V/3.3V CMOS	REF0 or REF1	REF2	ON	OFF
6	DIFF	XTAL	REF0 or REF1	REF2	ON	OFF
7	DIFF	2.5V/3.3V CMOS	REF0 or REF1	REF2	ON	OFF

Note1: DIFF mode can accept 1.8V CMOS with REF_P ac-coupled to signal and REF_N ac-coupled to ground
 Note2: LC PLL and Ring PLL are the same REF input when PPR0 State is 0~3, REF0 or REF1 selected by REF_SEL pin.
 Note3: REF Doubler on can get better phase noise but worse ref spurs if input dutycycle is not good, REF doubler off can get better ref spur but worse phase noise

PPR1 State	OUT10 FREQ (MHz)	OUT10 Format
0	25	2.5V/3.3V CMOS
1	33.33	2.5V/3.3V CMOS
2	50	2.5V/3.3V CMOS
3	66.67	2.5V/3.3V CMOS
4	100	LVDS
5	133	LVDS
6	200	LVDS
7	400	LVDS

Note: 2.5V/3.3V CMOS depends on the power supply voltage.

Note: If PPR0 is 0~3, REF0/REF1 is for LCPLL and Ring PLL, REF2 for monitor clock.
 If PPR0 is 4~7, REF0/REF1 is for LCPLL, REF2 must be 25MHz for Ring PLL

SCHEMATIC

ANALOG DEVICES

HW TYPE : Customer Evaluation
 Product(s) : AD9576 : N/A

DESIGN VIEW : <DESIGN_VIEW>

PTD ENGINEER : LIANG XU

DRAWING NO. : 02_040335

SIZE : D






SCALE : 1:1

REV : B

SHEET 6 OF 7

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

DC/DC CONVERTOR AND USB/XO LDO SECTION



SCHEMATIC			
		HW TYPE : Customer Evaluation Product(s) : AD9576 : N/A	
<small>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</small>		DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02_040335
PTD ENGINEER LIANG XU		SIZE D	SCALE 1:1
		SHEET 7 OF 7	REV B