



REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Analog Inputs

Solder Link Connections:
 A: Buffered input (Default)
 B: Direct to ADC Input pins
 C: Route through 'Amplifier Mezzanine Card' for Alternative Amplifier Evaluation (Ch 5 ONLY)







Place SL20,SL21 after amplifier and surboard
 Close to RC input network

DRAWN: Rob Finnerty	DATED:
CHECKED: Martin Madden	DATED:
QUALITY CONTROL: <QC By>	<QC Date>
RELEASED: <Released By>	<Release Date>





COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SCALE: <Scale>			SHEET: 1 OF 7

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
DRAWN: Rob Finnerty	DATED: 24/11/2014	CODE: <Code>	SIZE: A2
CHECKED: Martin Madden	DATED: 24/11/2014	DRAWING NO: 02-0	REV: A
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	
RELEASED: <Released By>	DATED: <Release Date>	SHEET: 2 of 7	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE:	SIZE:	DRAWING NO:	REV:
<Code>	A2	02-0	A
SHEET: 3 OF 7			

DRAWN: Rob Finnerty	DATED: 24/11/2014
CHECKED: Martin Madden	DATED: 24/11/2014
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

D

C

B

A

D

C

B

A

6

5


4

3



2

1


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




ADC DATA OUTPUT INTERFACE




*FOR PIN CONTROL: SETTING TO B or C CONTROLS DEC RATE AND POWER DOWN FUNCTIONS



SL4 SETS AD7768 FOR PIN OR SPI CONTROL DEFAULTED TO SPI CONTROL



PIN Configuration: Mode and Filter Connections
 A = SDP GPIO Control
 B = GND: PIN CONFIG LOOKUP TABLE
 C = IOVDD: PIN CONFIG LOOKUP TABLE



A: Crystal Oscillator (Default)
 B: External CMOS/LVDS Clock
 C: MCLK from Blackfin TMR_A

J7 & J6: USE FOR LVDS MCLK INPUT

DRAWN: Rob Finnerty	DATED: 24/11/2014
CHECKED: Martin Madden	DATED: 24/11/2014
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SCALE: <Scale>			SHEET: 4 OF 7

6

5


4

3


2

1


POWER SUPPLY : Jack or Bench Connection



5V, 1.8V Regulators




Select Amplifier Rails




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

External supply: Stand-Alone Operation




Power Sequence Control



Amplifier and Reference Supply

7V OUTPUT



COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SHEET: 5 of 7			

DRAWN: Rob Finnerty	DATED: 24/11/2014
CHECKED: Martin Madden	DATED: 24/11/2014
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

D

C

B

A

D

C



B

A


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Precision Voltage Reference


REFERENCE BUFFER ADA4841-1



OPTIONAL HEADER CONNECTOR (Amplifier Mezzanine Card for Ch5)




Creating VCOM - Common Mode for ADC Analog Inputs





COMPANY:				Analog Devices			
TITLE:				EVAL-AD7768FMCZ			
DRAWN:	ROB FINNERTY	DATED:	24/11/2014	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	MARTIN MADDEN	DATED:	24/11/2014	<Code>	A2	02-0	A
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	SCALE: <Scale>		SHEET: 6 OF 7	
RELEASED:	<Released By>	DATED:	<Release Date>				

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

FMC-LPC Connector



EEPROM required in VITA standard I2C line pull-up resistors on FPGA board



COMPANY:				Analog Devices			
TITLE:				EVAL-AD7768FMCZ			
DRAWN:	Rob Finnerty	DATED:	24/11/2014	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	Martin Madden	DATED:	24/11/2014	<Code>	A2	02-0	A
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	SCALE: <Scale>		SHEET: 7 of 7	
RELEASED:	<Released By>	DATED:	<Release Date>				