

6

5

4

3



2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

# Analog Inputs

Solder Link Connections:  
 A: Buffered input (Default)  
 B: Direct to ADC Input pins  
 C: Route through 'Amplifier Mezzanine Card' for Alternative Amplifier Evaluation (Ch 5 ONLY)







Place SL20,SL21 after amplifier and surboard  
 Close to RC input network

COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SHEET: 1 OF 7			

DRAWN: Rob Finnerty	DATED:
CHECKED: Martin Madden	DATED:
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>





SCALE: <Scale>

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: <b>Analog Devices</b>			
TITLE: <b>EVAL-AD7768FMCZ</b>			
DRAWN: <b>Rob Finnerty</b>	DATED: <b>24/11/2014</b>	CODE: <b>&lt;Code&gt;</b>	SIZE: <b>A2</b>
CHECKED: <b>Martin Madden</b>	DATED: <b>24/11/2014</b>	DRAWING NO: <b>02-0</b>	REV: <b>A</b>
QUALITY CONTROL: <b>&lt;QC By&gt;</b>	DATED: <b>&lt;QC Date&gt;</b>	SCALE: <b>&lt;Scale&gt;</b>	
RELEASED: <b>&lt;Released By&gt;</b>	DATED: <b>&lt;Release Date&gt;</b>	SHEET: 2 of 7	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: <b>Analog Devices</b>			
TITLE: <b>EVAL-AD7768FMCZ</b>			
CODE:	SIZE:	DRAWING NO:	REV:
<b>&lt;Code&gt;</b>	<b>A2</b>	<b>02-0</b>	<b>A</b>
SHEET: 3 OF 7			

DRAWN: <b>Rob Finnerty</b>	DATED: <b>24/11/2014</b>
CHECKED: <b>Martin Madden</b>	DATED: <b>24/11/2014</b>
QUALITY CONTROL: <b>&lt;QC By&gt;</b>	DATED: <b>&lt;QC Date&gt;</b>
RELEASED: <b>&lt;Released By&gt;</b>	DATED: <b>&lt;Release Date&gt;</b>

D

C

B

A

D

C

B

A

6

5


4

3



2

1


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




**ADC DATA OUTPUT INTERFACE**




\*FOR PIN CONTROL: SETTING TO B or C CONTROLS DEC RATE AND POWER DOWN FUNCTIONS



SL1 SETS AD7768 FOR PIN OR SPI CONTROL  
DEFAULTED TO SPI CONTROL



**PIN Configuration: Mode and Filter Connections**  
 A = SDP GPIO Control  
 B = GND: PIN CONFIG LOOKUP TABLE  
 C = IOVDD: PIN CONFIG LOOKUP TABLE



Default: Pos A  
 A: Crystal Oscillator (Default)  
 B: External CMOS/LVDS Clock  
 C: MCLK from Blackfin TMR\_A

DRAWN: <b>Rob Finnerty</b>	DATED: 24/11/2014
CHECKED: <b>Martin Madden</b>	DATED: 24/11/2014
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: <b>Analog Devices</b>			
TITLE: <b>EVAL-AD7768FMCZ</b>			
CODE: <b>&lt;Code&gt;</b>	SIZE: <b>A2</b>	DRAWING NO: <b>02-0</b>	REV: <b>A</b>
SCALE: <Scale>			SHEET: 4 OF 7

6

5


4

3


2

1


### POWER SUPPLY : Jack or Bench Connection



### 5V, 1.8V Regulators




### Select Amplifier Rails




REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

### External supply: Stand-Alone Operation




### Power Sequence Control



### Amplifier and Reference Supply

7V OUTPUT





COMPANY: Analog Devices			
TITLE: EVAL-AD7768FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
DRAWN: Rob Finnerty		DATED: 24/11/2014	
CHECKED: Martin Madden		DATED: 24/11/2014	
QUALITY CONTROL: <QC By>		DATED: <QC Date>	
RELEASED: <Released By>		DATED: <Release Date>	
SCALE: <Scale>			SHEET: 5 OF 7


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

### Precision Voltage Reference


### REFERENCE BUFFER ADA4841-1



### OPTIONAL HEADER CONNECTOR (Amplifier Mezzanine Card for Ch5)




### Creating VCOM - Common Mode for ADC Analog Inputs





COMPANY:				Analog Devices			
TITLE:				EVAL-AD7768FMCZ			
DRAWN:	Rob Finnerty	DATED:	24/11/2014	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	Martin Madden	DATED:	24/11/2014	<Code>	A2	02-0	A
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	SCALE: <Scale>			
RELEASED:	<Released By>	DATED:	<Release Date>	SHEET: 6 OF 7			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

# FMC-LPC Connector



EEPROM required in VITA standard I2C line pull-up resistors on FPGA board



COMPANY:				Analog Devices			
TITLE:				EVAL-AD7768FMCZ			
DRAWN:	Rob Finnerty	DATED:	24/11/2014	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED:	Martin Madden	DATED:	24/11/2014	<Code>	A2	02-0	A
QUALITY CONTROL:	<QC By>	DATED:	<QC Date>	SCALE: <Scale>		SHEET: 7 of 7	
RELEASED:	<Released By>	DATED:	<Release Date>				