

6

5

4

3



2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Analog Inputs

Solder Link Connections:
 A: Buffered input (Default)
 B: Direct to ADC Input pins
 C: Route through 'Amplifier Mezzanine Card' for Alternative Amplifier Evaluation (Ch 5 ONLY)







Place SL20,SL21 after amplifier and surboard
 Close to RC input network

DRAWN: Niall McGinley	DATED:
CHECKED: Martin Madden	DATED:
QUALITY CONTROL: <QC By>	<QC Date>
RELEASED: <Released By>	<Release Date>





COMPANY: Analog Devices			
TITLE: EVAL-AD7761FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SCALE: <Scale>			SHEET: 1 OF 7

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



COMPANY: Analog Devices			
TITLE: EVAL-AD7761FMCZ			
DRAWN: Niall McGinley	DATED: 20/02/2016	CODE: <Code>	SIZE: A2
CHECKED: Martin Madden	DATED: 20/02/2016	DRAWING NO: 02-0	REV: A
QUALITY CONTROL: <QC By>	DATED: <QC Date>	SCALE: <Scale>	
RELEASED: <Released By>	DATED: <Release Date>	SHEET: 2 OF 7	

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



DRAWN: Niall McGinley		DATED: 20/02/2016		COMPANY: Analog Devices	
CHECKED: Martin Madden		DATED: 20/02/2016		TITLE: EVAL-AD7761FMCZ	
QUALITY CONTROL: <QC By>	DATED: <QC Date>	CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>		SHEET: 3 OF 7	

6

5




4

3


2

1

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





PIN Configuration: Mode and Filter Connections
 A = SDP GPIO Control
 B = GND: PIN CONFIG LOOKUP TABLE
 C = IOVDD: PIN CONFIG LOOKUP TABLE



A: Crystal Oscillator (Default)
 B: External CMOS/LVDS Clock
 C: MCLK from Blackfin TMR_A

*FOR PIN CONTROL: SETTING TO B or C CONTROLS DEC RATE AND POWER DOWN FUNCTIONS

SL4 SETS AD7768 FOR PIN OR SPI CONTROL
 DEFAULTED TO SPI CONTROL



DRAWN: Niall McGinley	DATED: 20/02/2016
CHECKED: Martin Madden	DATED: 20/02/2016
QUALITY CONTROL: <QC By>	DATED: <QC Date>
RELEASED: <Released By>	DATED: <Release Date>

COMPANY: Analog Devices			
TITLE: EVAL-AD7761FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
SCALE: <Scale>			SHEET: 4 OF 7

6

5


4

3


2

1


POWER SUPPLY : Jack or Bench Connection




5V, 1.8V Regulators




Select Amplifier Rails




External supply: Stand-Alone Operation



Power Sequence Control



Amplifier and Reference Supply





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

COMPANY: Analog Devices			
TITLE: EVAL-AD7761FMCZ			
CODE: <Code>	SIZE: A2	DRAWING NO: 02-0	REV: A
DRAWN: Niall McGinley	DATED: 20/02/2016	SCALE: <Scale>	
CHECKED: Martin Madden	DATED: 20/02/2016	SHEET: 5 OF 7	
QUALITY CONTROL: <QC By>	DATED: <QC Date>		
RELEASED: <Released By>	DATED: <Release Date>		


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

Precision Voltage Reference


REFERENCE BUFFER ADA4841-1



OPTIONAL HEADER CONNECTOR (Amplifier Mezzanine Card for Ch5)




Creating VCOM - Common Mode for ADC Analog Inputs





COMPANY:				Analog Devices			
TITLE:				EVAL-AD7761FMCZ			
DRAWN:	DATED:	CODE:	SIZE:	DRAWING NO:	REV:		
Niall McGinley	20/02/2016	<Code>	A2	02-0	A		
CHECKED:	DATED:	QUALITY CONTROL:	RELEASED:	DATED:	SCALE:		
Martin Madden	20/02/2016	<QC By>	<Released By>	<Release Date>	<Scale>		
SHEET: 6 OF 7							

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

FMC-LPC Connector



EEPROM required in VITA standard I2C line pull-up resistors on FPGA board



COMPANY: Analog Devices			
TITLE: EVAL-AD7761FMCZ			
DRAWN: Niall McGinley	DATED: 20/02/2016	CODE: <Code>	SIZE: A2
CHECKED: Martin Madden	DATED:	QUALITY CONTROL: <QC By>	DRAWING NO: 02-0
RELEASED: <Released By>	DATED: <Release Date>	SCALE: <Scale>	REV: A
SHEET: 7 of 7			