


NOTES:

1. Project Drawing Numbers:
 - Raw PCB 100-0311003-A1
 - Gerber Files 110-0311003-A1
 - PCB Design Files 120-0311003-A1
 - Assembly Drawing 130-0311003-A1
 - Fab Drawing 140-0311003-A1
 - Schematic Drawing 150-0311003-A1
 - PCB Film 160-0311003-A1
 - Bill of Materials 170-0311003-A1
 - Schematic Design Files 180-0311003-A1
 - Functional Specification 210-0311003-A1
 - PCB Layout Guidelines 220-0311003-A1
 - Assembly Rework 320-0311003-A1
2. xx Parts, xx Library Parts, xx Nets, xx Pins

REV	DATE	PAGES	DESCRIPTION
A	5/15/2010	All	Initial Schematic

Cyclone IV GX FPGA Development Kit Board Block Diagram

* Whether to include mDDR on this board is under discussion.



PAGE	DESCRIPTION
1	Title, Notes, Block Diagram, Revision History
2	C4GX FPGA Package Top
3	PCI Express Edge Connector x4
4	Cyclone IV GX Transceivers
5	Cyclone IV GX Banks 3 & 4
6	Cyclone IV GX Banks 5 & 6
7	Cyclone IV GX Banks 7 & 8
8	Cyclone IV GX Configuration
9	Cyclone IV GX Clocks
10	Clock Circuitry
11	DDR2 SDRAM x32 TOP
12	DDR2 SDRAM x32 BOTTOM
13	SSRAM & FLASH
14	MAX II
15	10/100/1000 Ethernet
16	HSM Connectors
17	User IO & Connector
18	Embedded USB Blaster
19	Power Monitor
20	Cyclone IV GX Power
21	Power 1
22	Power 2
23	Power 3
24	Decoupling
25	
26	
27	
28	
29	




Cyclone IV GX FPGA Package Top

Notes:

1. FPGA Schematic Symbol Breakdown:
 - (A) Bank 3 - DDR2 SDRAM x32
 - (B) Bank 4 - DDR2 SDRAM x32, FLASH, SSRAM, SHARED FSM BUS
 - (C) Bank 5 - HSMC PORT B
 - (D) Bank 6 - HSMC PORT A
 - (E) Bank 7 - DDR2 SDRAM x32, ETHERNET
 - (F) Bank 8 - DDR2 SDRAM x32, mDDR SDRAM x16, LCD
 - (G) TRANSCEIVERS - PCIE x4/HSMC and HSMA XCVRS
 - (H) TRANSCEIVER POWER
 - (I) Some Clocks
 - (J) Configuration
 - (K) VCC, VCCD_PLL, VCCA, VCC_CLKIN
 - (L) VCCIO, VREF
 - (M) Ground
 - (N) Ground and NCs


Transceiver Channels 4-7
HSMC XCVR PORT A

Transceiver Channels 0-3
PCIE x4 or
HSMC XCVR PORT B








Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 2 of 1	

PCI Express Edge Connector



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0311003-B1 (6XX-43286R)	01
Date:	Wednesday, December 08, 2010	Sheet 3 of 1

















Cyclone IV GX Transceivers



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 4 of 1	

Cyclone IV GX Banks 3 & 4

70 pins of translation




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 5 of 1	




Cyclone IV GX Banks 5 & 6

HSMB CLK IN P1 100, 1% R167 HSMB CLK IN N1




EP4CGX150DF896_DDR2_Swap_hsmc
Version = 0.1 Preliminary




EP4CGX150DF896_DDR2_Swap_hsmc
Version = 0.1 Preliminary



HSMC PORT A




HSMC PORT B




MAX INTERFACE






Cyclone IV GX Banks 7 & 8







Cyclone IV GX Configuration




Cyclone IV GX Clocks




SMA Connector




HSMMA PORT A






HSMMA PORT B



USER INTERFACE




CLOCK INTERFACE





Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date:	Wednesday, December 08, 2010	Sheet 9 of 1

General Clock Circuitry

Clock Enable



NIOS CPU Clock




LVPECL INPUT CLOCK








CLKA_SEL Settings:

Setting	SWx, DIP4
High	PCLKp/n
Low	CLKp/n


CLOCK INTERFACE



DDR2 SDRAM x32 TOP




DDR2 SDRAM x32 Bottom





SSRAM & FLASH

FLASH



FLASH 512Mb (32M X 16)



SSRAM INTERFACE





PLACE NEAR FLASH



SHARED BUS



FLASH INTERFACE
















```

assign ssram_gwn = 1'b1; // HIGH Global Write Enable-Writes all bytes; active low
assign ssram_advn = 1'b1; // HIGH
assign ssram_adscn = 1'b0; // LOW
assign ssram_adspn = 1'b1; // HIGH
    
```




MAX II




10/100/1000 Ethernet


RGMII Mode (default)




ETHERNET RGMII INTERFACE



removed ENET_CRS



ETHERNET CONTROL INTERFACE




Place near PHY


Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Cyclone IV GX FPGA Development Kit Board			
Copyright (c) 2010, Altera Corporation. All Rights Reserved.			
Size B	Document Number	150-0311003-B1 (6XX-43286R)	Rev 01
Date:	Wednesday, December 08, 2010	Sheet 15 of 1	




High Speed Mezzanine (HSM) Interface




HSMC JTAG INTERFACE



HSMC PORT A



HSMC PORT B
















Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121

Title: **Cyclone IV GX FPGA Development Kit Board**

Copyright (c) 2010, Altera Corporation. All Rights Reserved.


Size: B	Document Number: 150-0311003-B1 (6XX-43286R)	Rev: 01
Date: Wednesday, December 08, 2010	Sheet: 16 of 1	

User IO & Connector







Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 17	of 1

Embedded USB Blaster





Power Monitor






Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 19 of 25	

Cyclone IV GX Power




PLACE NEAR FPGA




Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Cyclone IV GX FPGA Development Kit Board			
Copyright (c) 2010, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0311003-B1	(6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 20	of 25	

Power 1, (2.5V, 1.2V and 12V)

14V-20V DC INPUT




- 22.23 RUN_SW
- 19 VCCA_SNS
- 19 VCCA_VCCH_SNS
- 19 VCCL_SNS
- 19 VCCD_PLL_SNS



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title Cyclone IV GX FPGA Development Kit Board		
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size B	Document Number 150-0311003-B1 (6XX-43286R)	Rev 01
Date: Wednesday, December 08, 2010	Sheet 21 of 25	



Power 2, (3.3V and 1.8V)




21,23 RUN_SW



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Cyclone IV GX FPGA Development Kit Board	
Copyright (c) 2010, Altera Corporation. All Rights Reserved.		
Size	Document Number	Rev
B	150-0311003-B1 (6XX-43286R)	01
Date:	Wednesday, December 08, 2010	Sheet 22 of 25

Power 3, (DDR2 (VREF/VTT), 5.0V, 1.8V FPGA VCCIO, 1.1V Ethernet)



SHUNT INSTALLED 2.5V
SHUNT NOT INSTALLED 1.8V









21,22 RUN_SW
19 1.8V B3 B4 SNS



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121			
Title Cyclone IV GX FPGA Development Kit Board			
Copyright (c) 2010, Altera Corporation. All Rights Reserved.			
Size B	Document Number 150-0311003-B1	(6XX-43286R)	Rev 01
Date:	Wednesday, December 08, 2010	Sheet	23 of 25

FPGA Decoupling

Place 6 vias minimum on each X2Y cap.



- STANDOFF1
- STANDOFF2
- STANDOFF3
- STANDOFF4
- STANDOFF5

- SCREW1
- SCREW2
- SCREW3
- SCREW4
- SCREW5



Altera Corporation, 9330 Scranton Rd #400, San Diego, CA 92121		
Title	Cyclone IV GX FPGA Development Kit Board	
	Copyright (c) 2010, Altera Corporation. All Rights Reserved.	
Size	Document Number	Rev
B	150-0311003-B1 (6XX-43286R)	01
Date:	Wednesday, December 08, 2010	Sheet 24 of 25