


AD9162


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED



	SCHEMATIC		
	AD9162 BRD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15002	REV C
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 2 OF 8

DAC OUTPUT & CLK & POWER SEQUENCE

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	SCHEMATIC		
	<PART_1> BRD <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15002	REV C
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 3 OF 8

POWER - REGULATOR & NEG LDO

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




NOTES
 ADP7182 ON THE TOP LAYER
 ADP7183 ON THE BOTTOM LAYER

SCHEMATIC			
ANALOG DEVICES		AD9162 BRD	
DESIGN VIEW		HSC 15002	
<DESIGN_VIEW>		REV C	
PTD ENGINEER		SIZE D	SCALE <SCALE>
<PTD_ENGINEER>		SHEET 4 OF 8	

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

POWER - LDO

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




SCHEMATIC			
		AD9162 BRD <PRODUCT_1> <PRODUCT_1>	
DESIGN VIEW <DESIGN_VIEW>		DRAWING NO. HSC 15002	REV C
PTD ENGINEER <PTD_ENGINEER>		SIZE D	SCALE <SCALE>
		SHEET 5 OF 8	

ONBOARD CLK - ADF4355 & CLK BUFFER

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

NOTES
PLACE ON THE BOTTOM SIDE
SHIELD SIGNALS WITH VIAS




LO (ADF4355)

ANALOG DEVICES		SCHEMATIC	
AD9162 BRD <PRODUCT_1>		DESIGN VIEW <DESIGN_VIEW>	
PTD ENGINEER <PTD_ENGINEER>		DRAWING NO. HSC 15002	REV C
SIZE D	SCALE <SCALE>	SHEET 6 OF 8	



GPIO & MISC

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED







IMPLEMENTATION NOTE: FMC_SPI_EN WILL NEED TO BE SAMPLED AS ANALOG, SINCE IT MAY BE AS LOW AS 1.2V LOGIC HIGH.

NOTE:
IF USB CABLE IS PLUGGED IN PIC IS THE SOURCE OF SPI BUS AND TXEN SIGNALS
IF USB IS UNPLUGGED FMC INTERFACE IS THE SOURCE OF SPI BUS AND TXEN SIGNAL.



CONNECTIONS WILL PASS RIGHT THROUGH THE CONNECTOR




NOTES
FMC_SPI_EN = LOW, FPGA
FMC_SPI_EN = HIGH, PIC


	SCHEMATIC		
	AD9162 BRD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15002	REV C
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE> SHEET 7 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

FMC - CONNECTIONS




ON 3P3V, 12P0V, AND VADJ, HAVE PIN-HEADER JUMPER BETWEEN FMC PINS AND REST OF BOARD, TO ALLOW FOR CURRENT MEASUREMENT PER RAIL.



VIO_B_M2C PINS SHOULD HAVE WIDE ETCH CONNECTION TO VADJ PINS

BOARD ID EPROM



SCHEMATIC			
ANALOG DEVICES		AD9162 BRD <PRODUCT> <PRODUCT_1>	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15002	REV C	
PTD ENGINEER <PTD_ENGINEER>	SCALE <SCALE>	SHEET 8 OF 8	