




# AD9162

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	<b>SCHEMATIC</b>		
	AD9162 BRD		
	<PRODUCT_1>		
	<PRODUCT_1>		
DESIGN VIEW	DRAWING NO.	REV	
<DESIGN_VIEW>	HSC 15017	C	
PTD ENGINEER	SCALE	SHEET 2 OF 8	
<PTD_ENGINEER>	<SCALE>		

THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN FURNISHING INFORMATION TO OTHERS, OR FOR ANY OTHER PURPOSE DETRIMENTAL TO THE INTERESTS OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREON MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.

# DAC OUTPUT & CLK & POWER SEQUENCE

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




<p>THIS DRAWING IS THE PROPERTY OF ANALOG DEVICES INC. IT IS NOT TO BE REPRODUCED OR COPIED, IN WHOLE OR IN PART, OR USED IN ANY MANNER WITHOUT THE WRITTEN PERMISSION OF ANALOG DEVICES. THE EQUIPMENT SHOWN HEREIN MAY BE PROTECTED BY PATENTS OWNED OR CONTROLLED BY ANALOG DEVICES.</p>	<b>SCHEMATIC</b>		
	<PART_1> BRD <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15017	REV C
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>

SHEET 3 OF 8

# POWER - REGULATOR & NEG LDO

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




NOTES  
 ADP7182 ON THE TOP LAYER  
 ADP7183 ON THE BOTTOM LAYER

SCHEMATIC			
ANALOG DEVICES		AD9162 BRD	
DESIGN VIEW		<PRODUCT>	
PTD ENGINEER		DRAWING NO. HSC 15017	
<PTD_ENGINEER>		REV C	
SIZE D	SCALE <SCALE>	SHEET 4 OF 8	

# POWER - LDO

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	<b>SCHEMATIC</b>		
	AD9162 BRD <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15017	REV C
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 5 OF 8



# GPIO & MISC

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED





IMPLEMENTATION NOTE: FMC\_SPI\_EN WILL NEED TO BE SAMPLED AS ANALOG, SINCE IT MAY BE AS LOW AS 1.2V LOGIC HIGH.



**NOTE:**

IF USB CABLE IS PLUGGED IN PIC IS THE SOURCE OF SPI BUS AND TXEN SIGNALS

IF USB IS UNPLUGGED FMC INTERFACE IS THE SOURCE OF SPI BUS AND TXEN SIGNAL.



CONNECTIONS WILL PASS RIGHT THROUGH THE CONNECTOR




NOTES  
 FMC\_SPI\_EN = LOW, FPGA  
 FMC\_SPI\_EN = HIGH, PIC

	<b>SCHEMATIC</b>		
	AD9162 BRD <PRODUCT> <PRODUCT_1>		
	DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15017	REV C
	PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>


SHEET 7 OF 8

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED


# FMC - CONNECTIONS



ON 3P3V, 12P0V, AND VADJ, HAVE PIN-HEADER JUMPER BETWEEN FMC PINS AND REST OF BOARD, TO ALLOW FOR CURRENT MEASUREMENT PER RAIL.



VIO\_B\_M2C PINS SHOULD HAVE WIDE ETCH CONNECTION TO VADJ PINS



SCHEMATIC			
ANALOG DEVICES		AD9162 BRD <PRODUCT> <PRODUCT_1>	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. HSC 15017	REV C	
PTD ENGINEER <PTD_ENGINEER>	SIZE D	SCALE <SCALE>	SHEET 8 OF 8