










REVISIONS			
REV	DESCRIPTION	DATE	APPROVED




	<b>SCHEMATIC</b>		
	HW TYPE : Customer Evaluation EVAL-AD7606BFMCZ		
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02-047053	REV G	
PTD ENGINEER Luis Beltran Gil	SIZE D	SCALE 1:1	SHEET 3 OF 4

REVISIONS			
REV	DESCRIPTION	DATE	APPROVED

# FPGA FMC CONNECTIONS

LIST OF FMC-LPC CONNECTOR PINS THAT ARE NOT CONNECTED ON THE SDP-H1:

- C2 (DP0\_C2M\_P)
- C3 (DP0\_C2M\_N)
- C6 (DP0\_M2C\_P)
- C7 (DP0\_M2C\_N)
- D4 (GBTCLK0\_M2C\_P)
- D5 (GBTCLK0\_M2C\_N)
- H1 (VREF\_A\_M2C)



IF EVAL BOARD DOES NOT USE JTAG TDI AND TDO THEN THEY MUST BE SHORTED TOGETHER (AS SHOWN) SO AS NOT TO BREAK JTAG CHAIN

POWER SUPPLIES:  
 12P0V. 1A MAX CURRENT LIMIT  
 3P3V. 3A MAX CURRENT LIMIT  
 VADJ. 2A MAX CURRENT LIMIT. 1.2V TO 3.3V.

EEPROM REQUIRED IN VITA57.1 STANDARD.  
 I2C LINE PULL-UP RESISTORS ON FPGA BOARD.  
 I2C ADDRESS SET BY CONTROLLER BOARD.

SCHEMATIC			
ANALOG DEVICES		HW TYPE : Customer Evaluation EVAL-AD7606BFMCZ	
DESIGN VIEW <DESIGN_VIEW>	DRAWING NO. 02-047053	REV G	
PTD ENGINEER Luis Beltran Gil	SIZE D	SCALE 1:1	SHEET 4 OF 4