

5.5V, 12.5A Synchronous Step-Down Silent Switcher 2 for Commercial Space

FEATURES

- ► No Single-Event Latch-Up (SEL) up to 47.0 MeV·cm²/mg at $V_{IN} \le 3.6V$
- ► Total Ionizing Dose (TID) Assured up to 30krad(Si)
- ► Silent Switcher®2 Architecture: Ultralow EMI **Emissions**
- ► High Efficiency—4.5mΩ NMOS and 16mΩ PMOS
- Wide Bandwidth, Fast Transient Response
- ► Safely Tolerates Inductor Saturation in Overload
- ► V_{IN} Range: 2.25V to 5.5V ► V_{OUT} Range: 0.5V to V_{IN}
- V_{OUT} Accuracy: ±1% with Remote Sense
- Minimum On-Time: 35ns
- ► Programmable Frequency to 5MHz
- Shutdown Current: 1μA
- Output Soft-Start with Voltage Tracking
- Power Good Output
- ► Die Temperature Monitor
- Configurable for Paralleling Power Stages in Forced Continuous Mode
- ► Thermally Enhanced 3mm × 3mm LQFN Package

COMMERCIAL SPACE FEATURES

- Supports Aerospace Applications
- ▶ One Fabrication, Assembly, and Test Site
- ► Wafer Diffusion Lot Traceability
- ► Radiation Monitors
 - Single-Event Latch-Up (SEL)
 - ► Total Ionizing Dose (TID)
- ► Gold (Au) Terminal Finish
- **Outgassing Characterization**

GENERAL DESCRIPTION

The RHP50000-CSL is a very small, low noise, monolithic step-down DC/DC converter capable of providing up to 12.5A of output current from a 2.25V to 5.5V input supply. The device employs Silent Switcher 2 architecture with internal hot loop bypass capacitors to achieve both low EMI and high efficiency at switching frequencies as high as 5MHz. For systems with higher power requirements, multi-phasing parallel converters is readily implemented.

The RHP50000-CSL uses a constant frequency, peak current mode control architecture for fast transient response. A 500mV reference allows for low voltage outputs. 100% duty cycle operation delivers low drop out.

Other features include a power good signal when the output is in regulation, precision enable threshold, output overvoltage protection, thermal shutdown, a temperature monitor, clock synchronization, mode selection and output short circuit protection. The device is available in a compact 18-lead 3mm × 3mm LQFN package.

Additional application and technical information can be found in the Commercial Space Products Program brochure.

APPLICATIONS

- ► Low Earth Orbit (LEO) Satellites
- **Avionics**
- Point-to-Point Communication Systems
- Distributed DC Power Systems (Point-of-Load)
- FPGA, ASIC, µP Core Supplies

Analog Devices is in the process of updating documentation to provide culturally appropriate terminology and language. This is a process with a wide scope and will be phased in as quickly as possible. Thank you for your patience.

TYPICAL APPLICATION




Figure 1. 1.2V 12.5A Step-Down Converter




Figure 2. Efficiency vs. Load Current

TABLE OF CONTENTS

Features	1
Commercial Space Features	1
General Description	1
Applications	1
Typical Application	1
Specifications	3
Absolute Maximum Ratings	6
Outgas Testing	6
Radiation Features	7
Pin Configurations and Function Descriptions	8
Pin Descriptions	8
Typical Performance Characteristics	10
Block Diagram	12
Theory of Operation	13
Voltage Regulation	13
Synchronizing the Oscillator to an External Clock	13
Mode Selection	13
Output Power Good	14
Soft-Start/Tracking/Temperature Monitor	14
Dropout Operation	14
Operating Supply Voltage	14
Output Short-Circuit Protection and Recovery	14
Applications Information	15
FB Resistor Network	15
Operating Frequency Selection and Trade-Offs	15
Setting the Switching Frequency	16
Inductor Selection and Maximum Output Current	16
Input Capacitors	17
Output Capacitor and Output Ripple	18
Multiphase Operation	18
Mode of Operation	19
Synchronization	19
Transient Response and Loop Compensation	20
Output Overvoltage Protection	20

	Output Voltage Sensing	20
	Enable Threshold Programming	21
	Output Voltage Tracking and Soft-Start	21
	Temperature Monitor	21
	Output Power Good	22
	Output Short Circuit Protection and Recovery	22
	Low EMI PCB Layout	23
	High Temperature Considerations	24
Τ	pical Applications	25
	rdering Information	
	ackage Information	
	evision History	

SPECIFICATIONS

Table 1. Electrical Characteristics

(Specifications are guaranteed over the -40°C to 125°C operating junction temperature (T_J) range, unless otherwise noted¹. The same electrical characteristics apply to radiation tests and limits, tested at ambient temperature (T_A) of 25°C. Total ionizing dose (TID) testing characterized up to 30krad(Si).)

PARAMETER	CONDITIONS	COMMENTS	MIN	TYP	MAX	UNITS	
Input Supply							
Operating Supply Voltage (V _{IN}) ²			2.25		5.5	V	
V _{IN} Undervoltage Lockout	V _{IN} Rising		2.0	2.1	2.2	V	
V _{IN} Undervoltage Lockout Hysteresis		T _A = 25°C		150		mV	
V _{IN} Quiescent Current ³		T _A = 25°C		1.3	2.0	mA	
V _{IN} Quiescent Current in Shutdown	V _{EN} = 0.1V	T _A = 25°C		1	2	μΑ	
EN Threshold	V _{EN} Rising		0.375	0.4	0.425	V	
EN Hysteresis		T _A = 25°C		60		mV	
EN Pin Leakage Current	V _{EN} = 0.4V	T _A = 25°C			±20	nA	
Voltage Regulation							
Regulated Feedback Voltage (V _{FB})			495	500	505	mV	

analog.com Rev. A 3 of 33

(Specifications are guaranteed over the -40°C to 125°C operating junction temperature (T_J) range, unless otherwise noted. The same electrical characteristics apply to radiation tests and limits, tested at ambient temperature (T_A) of 25°C. Total ionizing dose (TID) testing characterized up to 30krad(Si).)

PARAMETER	CONDITIONS	COMMENTS	MIN	ТҮР	MAX	UNITS
Feedback Voltage Line Regulation	$2.5V \le V_{IN} \le 5.0V$	T _A = 25°C		0.002	0.025	%/V
Feedback Pin Input Current	V _{FB} = 0.5V	T _A = 25°C			±20	nA
Error Amp Transconductance		T _A = 25°C		1		mS
Error Amp Sink/Source Current		T _A = 25°C		±45		μΑ
Top Switch Current Limit	V _{OUT} /V _{IN} ≤ 0.2, Current Out of SW		15	18	21	А
Bottom Switch Current Limit (I _{VALLEY(MAX)})	Current Out of SW		12	14	16	Α
Top Switch On-Resistance		T _A = 25°C		16		mΩ
Bottom Switch On-Resistance		T _A = 25°C		4.5		mΩ
SW Leakage Current	V _{EN} = 0.1V	T _A = 25°C		±100		nA
V _{ITH} to I _{PEAK} Current Gain		T _A = 25°C		26		A/V
Minimum On-Time				35	60	ns
Maximum Duty cycle			100			%
Power Good/Soft-Start/1	Гетр Monitor					
PGOOD Rising Threshold	As a Percentage of the Regulated V _{OUT}		97	98	99	%
PGOOD Hysteresis			0.5	1	1.5	%
Overvoltage Rising Threshold	As a Percentage of the Regulated V _{OUT}		105	110	115	%
Overvoltage Hysteresis			1	2.5	3.5	%
PGOOD Leakage Current	V _{PGOOD} = 5.5V	T _A = 25°C			20	nA
PGOOD Pull Down Resistance	V _{PGOOD} = 0.1V	T _A = 25°C		12	20	Ω
PGOOD Delay		T _A = 25°C		125		μs
PGOOD Input Threshold	Multi-Phase Mode, Rising		390	440	490	mV

analog.com Rev. A 4 of 33

(Specifications are guaranteed over the -40°C to 125°C operating junction temperature (T_J) range, unless otherwise noted. The same electrical characteristics apply to radiation tests and limits, tested at ambient temperature (T_A) of 25°C. Total ionizing dose (TID) testing characterized up to 30krad(Si).)

PARAMETER	CONDITIONS	COMMENTS	MIN	ТҮР	мах	UNITS
PGOOD Input Hysteresis		T _A = 25°C		130		mV
Soft-Start Charge Current	V _{SSTT} = 0.5V		7	10	13	μΑ
Temp Monitor Slope		T _A = 25°C		4		mV/°C
Oscillator						
Switching Frequency Range	R _⊤ Programmable		0.5		5	MHz
Switching Frequency	$R_T = 274k$		1.8	2	2.2	MHz
Synchronization Frequency Range	$R_T = V_{IN}$		0.5		2.25	MHz
Default Frequency	$R_T = V_{IN}$		1.8	2	2.2	MHz
SYNC Level High on MODE/SYNC			1.2			V
SYNC Level Low on MODE/SYNC					0.4	V
Minimum MODE/SYNC Pulse Width		T _A = 25°C	40			ns
MODE/SYNC Input Resistance		T _A = 25°C		200		kΩ
MODE/SYNC No Clock Detect Time		T _A = 25°C		20		μs
MODE/SYNC Clock Out Rise/Fall Time	C _{MODE/SYNC} = 50pF	T _A = 25°C		10		ns
MODE/SYNC Clock Low Output Voltage	I _{MODE/SYNC} = 100μA	T _A = 25°C		0.2		V
MODE/SYNC Clock High Output Voltage	I _{MODE/SYNC} = 100μA	T _A = 25°C		V _{IN} - 0.2		V
MODE/SYNC Clock Out Duty Cycle		T _A = 25°C		50		%

The RHP50000-CSL includes overtemperature protection which protects the device during momentary overload conditions. Junction temperatures will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

analog.com Rev. A | 5 of 33

² If applying an input voltage > 3.6V, mitigation must be used to avoid SEL.

³ Supply current specification does not include switching currents. Actual supply currents will be higher.

ABSOLUTE MAXIMUM RATINGS

Table 2. Absolute Maximum Ratings

PARAMETER	RATING
V _{IN} ¹	-0.3V to 6V
EN, SSTT	$-0.3V$ to Lesser of (V_{IN} + 0.3V) or 6V
MODE/SYNC	−0.3V to Lesser of (V _{IN} + 0.3V) or 6V
RT	−0.3V to Lesser of (V _{IN} + 0.3V) or 6V
FB	−0.3V to Lesser of (V _{IN} + 0.3V) or 6V
PGOOD	-0.3V to 6V
I _{PGOOD}	5mA
Operating Junction Temperature Range	−40°C to +125°C
Storage Temperature	−65°C to +150°C
Maximum Reflow (Package Body) Temperature	260°C

¹ If applying an input voltage > 3.6V, mitigation must be used to avoid SEL.

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Outgas Testing

The criteria used for the acceptance and rejection of materials must be determined by the user and based upon specific component and system requirements. Historically, a total mass loss (TML) of 1.00% and collected volatile condensable material (CVCM) of 0.10% have been used as screening levels for rejection of spacecraft materials.

Table 3. Outgas Testing

SPECIFICATION (Tested per ASTM E595 -15)	VALUE	UNIT
Total Mass Loss	0.11	%
Collected Volatile Condensable Material	0.01	%
Water Vapor Recovered	0.06	%

analog.com Rev. A | 6 of 33

Radiation Features

Table 4. Radiation Features


SPECIFICATIONS	VALUE	UNIT
Maximum Total Dose Available (Dose Rate = 50rad(Si)/sec to 300rad(Si)/sec) ¹	30	krad(Si)
No Single Event Latchup (SEL) Occurs at Effective Linear Energy Transfer (LET) ²	≤47.0	MeV·cm2/mg

¹ Guaranteed by device and process characterization. Radiation report is available from the RHP50000-CSL product web page.

analog.com Rev. A 7 of 33

² Limits are characterized at initial qualification and after any design or process changes specified by customer through the purchase order or contract. If applying an input voltage > 3.6V mitigation must be used to avoid SEL. Radiation report is available from the RHP50000-CSL product web page. Contact Analog Devices for further data beyond the report published on the web page.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



 $18\text{-LEAD (3mm} \times 3mm) \ LQFN \ PACKAGE \\ \theta_{JA} = 42^{\circ}\text{C/W}, \ \theta_{JCBOTTOM} = 9^{\circ}\text{C/W}, \ \theta_{JCTOP} = 62^{\circ}\text{C/W}, \ \theta_{JB} = 14^{\circ}\text{C/W} \\ \Psi_{JT} = 1.25^{\circ}\text{C/W}, \ \theta \ VALUES \ DETERMINED \ PER \ JESD51-12 \\ \text{EXPOSED PAD (PIN 19) IS PGND, MUST BE SOLDERED TO PCB} \qquad \S$

Pin Descriptions

Table 5. Pin Descriptions

PIN	NAME	DESCRIPTION
1	EN	The EN pin has a precision enable threshold with hysteresis. An external resistor divider, from V_{IN} or from another supply, programs the threshold below which the RHP50000-CSL will shut down. If the precision threshold is not used, directly connect the pin to V_{IN} . When the EN pin is low, the RHP50000-CSL enters a low current shutdown mode where all internal circuitry is disabled.
2	AGND	The AGND pin is the output voltage remote ground sense. Connect the AGND pin directly to the negative terminal of the output capacitor at the load and to the feedback divider resistor.
3, 4, 11, V_{IN} the V_{IN} pins must be conpensation PGND with low ESR capa		The V_{IN} pins supply current to the internal circuitry and topside power switch. All of the V_{IN} pins must be connected together with short, wide traces and bypassed to PGND with low ESR capacitors located as close as possible to the pins. Internal capacitors are included, which are connected between V_{IN} and PGND and V_{IN} and AGND.
5, 10, 19	PGND	The PGND pins are the return path of the internal bottom side power switch. Connect the PGND pins together and to the exposed pad. Connect the negative terminal of the input capacitors as close to the PGND pins as possible. The PGND node is the main thermal highway and should be connected to a large PCB ground plane with many large vias.
6, 7, 8, 9	SW	The SW pins are the switching outputs of the internal power switches. Connect these pins together to the inductor with short, wide traces.

analog.com Rev. A 8 of 33

PIN	NAME	DESCRIPTION		
13 MODE/SYNC		The MODE/SYNC pin facilitates multiphase operation and synchronization to an external clock. Depending on the mode of operation, the MODE/ SYNC pin either accepts an input clock pulse or outputs a clock pulse at its operating frequency. (see <i>Multiphase Operation</i> in Applications Information). The MODE/SYNC pin also programs the mode of operation: pulse-skipping or forced continuous.		
14	The PGOOD pin is a power good pin and is the open drain output of an internal			
15	RT	The RT pin sets the oscillator frequency with an external resistor to AGND or sets the phasing for multiphase operation. (see <i>Multiphase Operation</i> in Applications Information).		
16 SSTT		Soft-Start, Track, Temperature Monitor. An internal $10\mu\text{A}$ current into an external capacitor on the soft-start pin programs the output voltage ramp rate during start-up. During the soft-start cycle, the FB pin voltage will track the SSTT pin voltage. When the soft-start cycle is complete, the tracking function is disabled, the internal reference resumes control of the error amplifier and the SSTT pin servos to a voltage representative of junction temperature. For a clean recovery from an output short circuit condition, the SSTT pin is pulled down to approximately 140mV above the V _{FB} voltage and a new soft-start cycle is initiated. During shutdown and fault conditions, the SSTT pin is pulled to ground.		
17	The ITH pin is the compensation node for the output voltage regulation co Compensation components connected to this pin are referenced to AGND.			
18	FB	The output voltage feedback pin is externally connected to the output voltage via a resistive divider and is internally connected to the inverting input of the error amplifier. The RHP50000-CSL regulates the FB pin to 500mV. A phase lead capacitor connected between V_{FB} and V_{OUT} is used to optimize the transient response.		

analog.com Rev. A 9 of 33

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{IN} = 3.3V$, $T_A = 25$ °C, unless otherwise noted.




Figure 3. V_{OUT} Line Regulation $V_{OUT} = 1.2V$




Figure 4. V_{OUT} Load Regulation $V_{OUT} = 1.2V$




Figure 5. Efficiency, $V_{OUT} = 0.5V$ Forced Continuous Operation




Figure 6. Efficiency, $V_{OUT} = 0.5V$ Pulse-Skipping Mode Operation




Figure 7. Efficiency, $V_{OUT} = 1.2V$ Forced Continuous Operation




Figure 8. Efficiency, $V_{OUT} = 1.2V$ Pulse-Skipping Mode Operation




Figure 9. Efficiency, V_{OUT} = 1.8V Forced Continuous Operation




Figure 10. Efficiency, $V_{OUT} = 1.8V$ Pulse-Skipping Mode Operation




Figure 11. Feedback Reference Voltage




Figure 12. Switch On Resistance vs. V_{IN}




Figure 13. Switch On Resistance






Figure 14. Switch Leakage

analog.com Rev. A | 10 of 33



analog.com Rev. A | 11 of 33

BLOCK DIAGRAM



analog.com Rev. A 2 of 33

THEORY OF OPERATION

Voltage Regulation

The RHP50000-CSL is a monolithic, constant frequency, current mode step-down DC/DC converter. An oscillator turns on the internal top power switch at the beginning of each clock cycle. Current in the inductor increases until the top switch current comparator trips and turns off the top power switch. The peak inductor current at which the top switch turns off is controlled by the voltage on the ITH node. The error amplifier servos the ITH node by comparing the voltage on the FB pin with an internal 500mV reference. When the load current increases, it causes a reduction in the feedback voltage relative to the reference leading the error amplifier to raise the ITH voltage until the average inductor current matches the new load current. When the top power switch turns off, the synchronous power switch turns on until the next clock cycle begins or, in pulse-skipping mode, inductor current falls to zero. If overload conditions result in excessive current flowing through the bottom switch, the next clock cycle will be delayed until switch current returns to a safe level.

The output voltage is resistively divided externally to create a feedback voltage for the regulator. In high current operation, a ground offset may be present between the RHP50000-CSL local ground and ground at the load. To overcome this offset, AGND should have a Kelvin connection to the load ground, and the lowest potential node of the resistor divider should be connected to AGND. The internal error amplifier senses the difference between this feedback voltage and a 0.5V AGND referenced voltage. This scheme overcomes any ground offsets between local ground and remote output ground, resulting in a more accurate output voltage. The RHP50000-CSL allows for remote output ground deviations as much as ±100mV with respect to local ground.

If the EN pin is low, the RHP50000-CSL is shut down and in a low quiescent current state. When the EN pin is above its threshold, the switching regulator will be enabled.

The RHP50000-CSL employs the second-generation Silent Switcher technology. This technology allows fast switching edges for high efficiency at high switching frequencies, while simultaneously achieving optimized EMI performance. Ceramic capacitors on V_{IN} keep all the fast AC current loops small, improving EMI performance.

Synchronizing the Oscillator to an External Clock

The RHP50000-CSL's internal oscillator is synchronized through an internal PLL circuit to an external frequency by applying a square wave clock signal to the MODE/SYNC pin.

During synchronization, the top power switch turn-on is locked to the rising edge of the external frequency source. While synchronizing, the switcher operates in forced continuous mode. The slope compensation is automatically adapted to the external clock frequency.

After detecting an external clock on the first rising edge of the MODE/SYNC pin, the internal PLL gradually adjusts its operating frequency to match the frequency and phase of the signal on the MODE/SYNC pin. When the external clock is removed, the RHP50000-CSL detects the absence of the external clock within approximately 20µs. During this time, the PLL will continue to provide clock cycles. Once the external clock removal has been detected, the oscillator gradually adjusts its operating frequency back to the default frequency.

Mode Selection

The MODE/SYNC pin either synchronizes the switching frequency to an external clock, is a clock output, or sets the PWM mode. The PWM modes of operation are either pulse-skipping or forced continuous. See *Table 9* in the Applications Information section. In pulse-skipping mode, switching cycles are skipped at light loads to regulate the output voltage. During forced continuous mode, the top switch turns on every cycle and light load regulation is achieved by allowing negative inductor current.

analog.com Rev. A | 13 of 33

Output Power Good

Comparators monitoring the FB pin voltage pull the PGOOD pin low if the output voltage varies from the nominal set point or if a fault condition is present. The comparator includes voltage hysteresis. A time delay to report PGOOD is used to filter short duration output voltage transients.

Soft-Start/Tracking/Temperature Monitor

The soft-start tracking function facilitates supply sequencing, limits V_{IN} inrush current and reduces start-up output overshoot. When soft-starting is completed, the SSTT pin parks itself at a voltage representative of the RHP50000-CSL die junction temperature. The SSTT capacitor is reset during shutdown, V_{IN} UVLO and thermal shutdown.

Dropout Operation

As the input supply voltage approaches the output voltage, the duty cycle increases. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle, eventually reaching 100% duty cycle. The output voltage will then be determined by the input voltage minus the DC voltage drop across the internal main P-channel MOSFET and the inductor.

In many designs when the input voltage approaches the output voltage, the amplitude of the output ripple voltage increases from its normally low value. To avoid any increase in output ripple voltage under these conditions, it is recommended to utilize a resistor divider on the EN input and limit the $V_{\rm IN}$ turn-on and turn-off thresholds to where the output ripple voltage is acceptable for the given application.

Operating Supply Voltage

The RHP50000-CSL is designed to operate down to an input supply voltage of 2.25V. An important thermal design consideration is that the $R_{DS(ON)}$ of the power switches increase at low V_{IN} . Calculate the worst-case RHP50000-CSL power dissipation and die junction temperature at the lowest input voltages.

When the supply voltage is greater than 3.6V, mitigation must be applied to avoid single-event latch-up (SEL).

Output Short-Circuit Protection and Recovery

The peak inductor current level, at which the current comparator shuts off the top power switch, is controlled by the voltage on the ITH pin. If the output current increases, the error amplifier raises the ITH pin voltage until the average inductor current matches the load current. The RHP50000-CSL clamps the maximum ITH pin voltage, thereby limiting the peak inductor current.

When the output is shorted to ground, the inductor current decays very slowly during a single switching cycle because the voltage across the inductor is low. To keep the inductor current in control, a secondary limit is imposed on the valley of the inductor current. If the inductor current measured through the bottom power switch is greater than the $I_{VALLEY(MAX)}$ the top power switch will be held off. Subsequent switching cycles will be skipped until the inductor current is reduced below $I_{VALLEY(MAX)}$.

Recovery from an output short circuit goes through a soft-start cycle. When V_{OUT} goes below regulation, as defined by the PGOOD threshold, the SSTT voltage is pulled to a voltage just above the FB voltage. Because the SSTT pin is pulled low, a soft-start cycle is initiated once the output short is removed.

analog.com Rev. A | 14 of 33

APPLICATIONS INFORMATION

See the *Block Diagram* for reference.

FB Resistor Network

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the resistor values according to Equation 1 as shown in *Figure 27*:

$$R_{A} = R_{B} \left(\frac{V_{OUT}}{500 \text{mV}} - 1 \right) \tag{1}$$




Figure 27. Feedback Resistor Network

Reference designators refer to the Block Diagram. 1% resistors are recommended to maintain output voltage accuracy. When optimizing the control loop for high bandwidth and optimal transient response, add a phase-lead capacitor connected from V_{OUT} to FB.

Operating Frequency Selection and Trade-Offs

Selection of the operating frequency is a trade-off between efficiency, component size, transient response and input voltage range.

The advantage of high frequency operation is that smaller inductor and capacitor values may be used. Higher switching frequencies allow for higher control loop bandwidth and, therefore, faster transient response. The disadvantages of higher switching frequencies are lower efficiency, because of increased switching losses, and a smaller input voltage range, because of minimum switch on-time limitations.

Although the maximum programmable switching frequency is 5MHz, the minimum on-time of the RHP50000-CSL imposes a minimum operating duty cycle. The highest switching frequency ($f_{SW(MAX)}$) for a given application can be calculated using Equation 2.

$$f_{SW(MAX)} = \frac{V_{OUT} + V_{SW(BOT)}}{t_{ON(MIN)}(V_{IN(MAX)} - V_{SW(TOP)} + V_{SW(BOT)}}$$
(2)

where $V_{IN(MAX)}$ is the maximum input voltage, V_{OUT} is the output voltage, $V_{SW(TOP)}$ and $V_{SW(BOT)}$ are the internal switch drops and $t_{ON(MIN)}$ is the minimum top switch on-time. This equation shows that a slower switching frequency is necessary to accommodate a high V_{IN}/V_{OUT} ratio.

The RHP50000-CSL is capable of a maximum duty cycle of 100%, therefore, the V_{IN} -to- V_{OUT} dropout is limited by the $R_{DS(ON)}$ of the top switch, the inductor DCR and the load current.

analog.com Rev. A | 15 of 33

Setting the Switching Frequency

The RHP50000-CSL uses a constant frequency PWM architecture. There are three methods to set the switching frequency. The first method is with a resistor (R_T) tied from the R_T pin to ground. The frequency can be programmed to switch from 500kHz to 5MHz. *Table 6* shows the necessary R_T value for a desired switching frequency.

The R_T resistor required for a desired switching frequency is calculated using Equation 3.

$$R_T = 568 \cdot f_{SW}^{(-1.08)}$$
 (3)

where R_T is in $k\Omega$ and f_{SW} is the desired switching frequency in MHz.

Table 6. SW Frequency vs. R_T Value

f _{sw} (MHz)	R _τ (kΩ)
0.5	1210
1	549
2	274
2.2	243
3	178
4	130
5	100

The second method to set the RHP50000-CSL switching frequency is by synchronizing the internal PLL circuit to an external frequency applied to the MODE/SYNC pin. The synchronization frequency range is 0.5MHz to 2.25MHz.

The internal PLL starts up at the 2MHz default frequency. After detecting an external clock on the first rising edge of the MODE/SYNC pin, the internal PLL gradually adjusts its operating frequency to match the frequency and phase of the MODE/SYNC signal.

The RHP50000-CSL detects when the external clock is removed and will gradually adjust its operating frequency to the 2MHz default frequency. The RHP50000-CSL operates in forced continuous mode when synchronized to an external clock.

The third method of setting the RHP50000-CSL switching frequency is to use the internal nominal 2MHz default clock. See *Table 7* for pin configuration.

Inductor Selection and Maximum Output Current

Considerations in choosing an inductor are inductance, RMS current rating, saturation current rating, DCR and core loss.

A good first choice for the inductor value is given by Equation 4 and Equation 5.

$$L \approx \frac{V_{OUT}}{4A \cdot f_{SW}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right) \text{for } \frac{V_{OUT}}{V_{IN(MAX)}} \le 0.5$$

$$L \approx \frac{0.25 \cdot V_{IN(MAX)}}{4A \cdot f_{SW}} \text{ for } \frac{V_{OUT}}{V_{IN(MAX)}} > 0.5$$
(5)

where f_{SW} is the switching frequency in MHz, V_{IN} is the input voltage, and L is the inductor value in μH .

analog.com Rev. A | 16 of 33

To avoid overheating of the inductor, choose an inductor with an RMS current rating that is greater than the maximum expected output load of the application. Overload and short circuit conditions may need to be taken into consideration.

In addition, the saturation current (I_{SAT}) rating of the inductor must be higher than the load current plus 1/2 of the inductor ripple current:

$$I_{SAT} \ge I_{LOAD(MAX)} + \frac{1}{2}\Delta I_{L}$$
 (6)

where $I_{LOAD(MAX)}$ is the maximum output load current for a given application and ΔI_L is the inductor ripple current calculated using Equation 7.

$$\Delta I_{L} = \frac{V_{OUT}}{L \cdot f_{SW}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
 (7)

where V_{IN(MAX)} is the maximum application input voltage.

To keep the efficiency high, choose an inductor with the lowest series resistance (DCR). The core material should be intended for high frequency applications.

The RHP50000-CSL limits the peak switch current in order to protect the switches and the system from overload faults. The inductor value must then be sufficiently large to supply the desired maximum output current, $I_{OUT(MAX)}$, which is a function of the switch current limit, I_{LIM} , and the ripple current.

$$I_{OUT(MAX)} = I_{LIM} - \Delta I_{L}$$
 (8)

Therefore, the maximum output current that the RHP50000-CSL will deliver depends on the switch current limit, the inductor value, and the input and output voltages. The inductor value may have to be increased if the inductor ripple current does not allow sufficient maximum output current $(I_{OUT(MAX)})$ given the switching frequency, and maximum input voltage used in the desired application.

Input Capacitors

Bypass the input of the RHP50000-CSL with at least two bulk storage ceramic capacitors close to the part, one on each side from V_{IN} to PGND. These capacitors should be 0603 or 0805 in size. See *Low EMI PCB Layout* section for more detail. X7R or X5R capacitors are recommended for best performance across temperature and input voltage variations. Note that larger input capacitance is required when a lower switching frequency is used. For high frequency applications, adding two small capacitors close to the part is recommended. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary.

A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the RHP50000-CSL circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the RHP50000-CSL's voltage rating. This situation is easily avoided (see Analog Devices *Application Note 88*).

analog.com Rev. A | 17 of 33

Output Capacitor and Output Ripple

The output capacitor has two essential functions. Along with the inductor, it filters the square wave, generated by the RHP50000-CSL, to produce the DC output. In this role it determines the output ripple, thus, low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the RHP50000-CSL's control loop. Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. For good starting values, see the *Typical Applications* section.

X5R or X7R type capacitors will provide low output ripple and good transient response. Transient performance is improved with a higher value output capacitor and the addition of a feedforward capacitor placed between V_{OUT} and FB. Increasing the output capacitance will also decrease the output voltage ripple. A lower value of output capacitor saves space and cost but transient performance will suffer and may cause loop instability. See the *Typical Applications* for suggested capacitor values.

Multiphase Operation

The RHP50000-CSL is easily configurable for multiphase operation. See *Table 7*.

Connecting the RT pin, of the primary phase, to a resistor to AGND programs the frequency and configures the MODE/SYNC pin to become clock output used to drive the MODE/SYNC pin of the secondary phase(s).

Connecting the RT pin of the primary phase to VIN configures the MODE/SYNC pin to become an input capable of accepting an external clock. The switching frequency defaults to the nominal 2MHz internal frequency when the external clock is unavailable, such as during start-up.

Connecting the FB pin to VIN configures a phase as a secondary. The MODE/SYNC becomes an input and the voltage control loop is disabled. The secondary phase current control loop is still active, and the peak current is controlled via the shared ITH node. Careful consideration should be taken when routing the ITH node between phases. Routing the ITH and AGND nodes together is recommended to create a low inductance path. See the *Low EMI PCB Layout* section as an example.

Connecting the PGOOD pins together and adding an external pull-up resistor allows the primary phase to communicate with the secondary phases on when start-up has been completed.

Table 7. RHP50000-CSL Multiphase Configuration

PRIMARY/SECONDARY	RT PIN	FB PIN	MODE/SYNC PIN	SWITCHING FREQUENCY (f _{sw})
Primary	V_{IN}	V _{out} Divider	Clock Input	External Clock/2MHz
				Default
Primary	Resistor to AGND	V _{out} Divider	Clock Output	RT programmed
Secondary	V _{IN} Divider	V _{IN}	Clock Input	External Clock

The phasing of a secondary phase relative to the primary phase is programmed with a resistor divider on the RT pin. Use of 1% resistors is recommended. See *Table 8* for more information.

analog.com Rev. A | 18 of 33

2MHz Default R_⊤ Programmed

SYNC PHASE ANGLE	R3 RATIO	R4 RATIO	R3 EXAMPLE	R4 EXAMPLE
0°	0Ω	NA	0Ω	NA
90°	3•R	R	301k	100k
120°	7 • R	5 • R	243k	174k
180°	NA	0Ω	NA	0Ω
240°	5 • R	7 • R	174k	243k
270°	R	3 • R	100k	300k

Table 8. RHP50000-CSL Programming Secondary Phase Angle

When configured for primary/secondary operation, the secondary phases operate in forced-continuous modes.




Figure 28. Phase Programming

Mode of Operation

For most configurations, the RHP50000-CSL operates in forced continuous mode. While in forced continuous mode, regulation at low currents is achieved by allowing negative inductor current. Switching cycles are not skipped.

The RHP50000-CSL operates in pulse-skipping mode when both R_T and MODE/SYNC pins are connected to V_{IN} . In this mode, the switching frequency is set with the nominal 2MHz internal clock. While in pulse-skipping mode negative current is disallowed and regulation at low currents is achieved by skipping switching cycles.

	Table 9. KHF30000-C3L	Single-Phase Configuration		
RT PIN CONNECTION		MODE/SYNC PIN CONNECTION	MODE OF OPERATION	SWITCHING FREQUENCY
	V_{IN}	Clock Input	Forced Continuous	External Clock
	V_{IN}	AGND	Forced Continuous	2MHz Default

Pulse-Skipping

Forced Continuous

 V_{IN}

Clock Output

Table 9. RHP50000-CSL Single-Phase Configuration

Synchronization

 V_{IN}

Resistor to AGND

To synchronize the RHP50000-CSL oscillator to an external frequency, configure the MODE/SYNC pin as an input by connecting the RT pin to V_{IN} . Drive the MODE/SYNC pin with a square wave in the frequency range of 500kHz to 2.25MHz range, an amplitude greater than 1.2V and less than 0.4V with a pulse width greater than 40ns.

The RHP50000-CSL phase-locked loop (PLL) will synchronize the internal oscillator to the clock applied to the MODE/SYNC pin. At start up, before the RHP50000-CSL recognizes the external clock applied to MODE/SYNC, the RHP50000-CSL will switch at its default frequency of 2MHz. Once the externally applied clock is recognized, the switching frequency will gradually transition from the default frequency to the applied frequency. If the external clock is removed, the RHP50000-CSL will slowly transition back to the default frequency.

The RHP50000-CSL operates in forced continuous mode during synchronization. An internal 200k Ω resistor on MODE/SYNC pin to AGND allows the MODE/SYNC pin to be left floating.

analog.com Rev. A | 19 of 33

Transient Response and Loop Compensation

When determining the compensation components, C_{FF} , R_C , and C_C , control loop stability and transient response are the two main considerations.

The RHP50000-CSL has been designed to operate at a high bandwidth for fast transient response capability. Operating at a high loop bandwidth reduces the output capacitance required to meet transient response requirements.

Applying a load transient and monitoring the response of the system or using a network analyzer to measure the actual loop response are two ways to verify and optimize the control loop stability.

When using the load transient response method to stabilize the control loop, apply an output current pulse of 20% to 100% of full load current having a rise time of 1μ s. This will produce a transient on the output voltage and ITH pin waveforms.

Switching regulators take multiple cycles to respond to a step in load current. When a load step occurs, V_{OUT} is immediately perturbed, generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value.

During this recovery time, monitor V_{OUT} for overshoot or ringing that would indicate a stability problem. The initial output voltage step may not be within the bandwidth of the feedback loop, so the standard second order overshoot/DC ratio cannot be used to determine phase margin. The gain of the loop increases with the R_C and the bandwidth of the loop increases with decreasing C_C . If R_C is increased by the same factor that C_C is decreased, the zero frequency will be kept the same, thereby keeping the phase the same in the most critical frequency range of the feedback loop. In addition, adding a feed forward capacitor, C_{FF} , improves the high frequency response. Capacitor C_{FF} provides phase lead by creating a high frequency zero with R_A to improve the phase margin. The compensation components of the typical application circuits are a good starting point for component values.

The output voltage settling behavior is related to the stability of the closed-loop system. For a detailed explanation of optimizing the compensation components, including a review of control loop theory, refer to Analog Devices *Application Note 76*.

Output Overvoltage Protection

During an output overvoltage event, when the FB pin voltage is greater than 110% of nominal, the RHP50000-CSL top power switch will be turned off. If the output remains out of regulation for more than 100μ s, the PGOOD pin will be pulled low.

An output overvoltage event should not happen under normal operating conditions.

Output Voltage Sensing

The RHP50000-CSL AGND pin is the ground reference for the internal analog circuitry, including the bandgap voltage reference. To achieve good load regulation, connect the AGND pin to the negative terminal of the output capacitor (C_{OUT}) at the load. A drop in the high current power ground return path will be compensated. All of the signal components, such as the FB resistor dividers and softstart capacitor, should be referenced to the AGND node. The AGND node carries very little current and, therefore, can be a minimal size trace. See the *Low EMI PCB Layout* section for more information.

analog.com Rev. A | 20 of 33

Enable Threshold Programming

The RHP50000-CSL has a precision threshold enable pin to enable or disable switching. When forced low, the RHP50000-CSL enters a low current shutdown mode.

The rising threshold of the EN comparator is 400mV, with 60mV of hysteresis. Connect the EN pin to V_{IN} if the shutdown feature is not used. Adding a resistor divider from V_{IN} to EN programs RHP50000-CSL to regulate the output only when V_{IN} is above a desired voltage (see the *Block Diagram*). Typically, this threshold, $V_{IN(EN)}$, is used in situations where the input supply is current limited or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. The $V_{IN(EN)}$ threshold prevents the regulator from operating at source voltages where problems may occur. This threshold can be adjusted by setting the values R1 and R2 such that they satisfy the following equation:

$$V_{\rm IN(EN)} = \left(\frac{R1}{R2} + 1\right) \bullet 400 \,\mathrm{mV} \tag{9}$$

where the RHP50000-CSL will remain off until V_{IN} is above $V_{IN(EN)}$. Due to the comparator's hysteresis, switching will not stop until the input falls slightly below $V_{IN(EN)}$.

Alternatively, a resistor divider from an output of another regulator to the enable pin of the RHP50000-CSL provides event-based power-up sequencing, enabling the RHP50000-CSL when the output of the other regulator reaches a predetermined level.

Output Voltage Tracking and Soft-Start

The RHP50000-CSL allows the user to program its output voltage ramp rate by means of the SSTT pin. An internal $10\mu\text{A}$ pulls up the SSTT pin. Putting an external capacitor on SSTT enables soft-starting the output to prevent current surge on the input supply and output voltage overshoot. During the soft-start ramp, the output voltage will proportionally track the SSTT pin voltage. When the soft-start is complete, the pin will serve to a voltage proportional to the RHP50000-CSL junction temperature. See *Figure 29* showing the SSTT pin operating range.

The soft-start time is calculated as follows:

$$t_{SS} = C_{SS} \cdot \frac{500 \text{mV}}{10 \text{uA}} \tag{10}$$

For output tracking applications, SSTT can be externally driven by another voltage source. From 0V to 0.5V, the SSTT voltage will override the internal 0.5V reference input to the error amplifier, thus regulating the FB pin voltage to that of SSTT pin. When SSTT is above 0.5V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage.

An active pull-down circuit is connected to the SSTT pin to discharge the external soft-start capacitor in the case of fault conditions. The ramp will restart when the fault is cleared. Fault conditions that clear the soft-start capacitor are the EN/UV pin transitioning low, V_{IN} voltage falling too low or thermal shutdown.

Temperature Monitor

Once the soft-start cycle has completed and the output power good flag thrown, the SSTT pin reports the die junction temperature. The RHP50000-CSL regulates the SSTT pin to a voltage proportional to the junction temperature. While reporting the temperature, the SSTT voltage is not valid below 1V. The junction temperature is calculated with Equation 11.

$$T_{J}(^{\circ}C) = \frac{V_{SSTT}}{4mV} - 273$$
 (11)

analog.com Rev. A | 21 of 33

The following procedure is used for a more accurate measurement of the junction temperature:

- 1. Measure the ambient temperature T_A.
- 2. Measure the SSTT voltage while in pulse-skipping mode with the V_{OUT} pulled up slightly higher than the regulated V_{OUT} .
- 3. Calculate the slope of the temperature sensing circuit with Equation 12.

Slope
$$\left(\frac{\text{mV}}{^{\circ}\text{C}}\right) = \frac{\text{V}_{\text{SSTT}}}{\text{T}_{\text{A}} + 273}$$
 (12)

4. Calculate the junction temperature with the new calibrated slope.

When the output voltage goes out of regulation and the power good pin is pulled low, the soft-start pin no longer reports the temperature.




Figure 29. Soft-Start and Temperature Monitor Operation

Output Power Good

When the RHP50000-CSL's output voltage is within the -2/+10% window of the nominal regulation voltage the output is considered good and the open-drain PGOOD pin goes high impedance and is typically pulled high with an external resistor. Otherwise, the internal pull-down device will pull the PGOOD pin low. To prevent glitching, both the upper and lower thresholds, include 1% of hysteresis as well as a built in time delay, typically 125μ s. The PGOOD pin is also actively pulled low during fault conditions: EN pin is low, V_{IN} is too low or in thermal shutdown.

For multiphase applications the PGOOD pin is used for communication between the primary and secondary phases. Connect the PGOOD pins together and pull-up to V_{IN} or V_{OUT} with an external resistor.

Output Short Circuit Protection and Recovery

The peak inductor current at which the current comparator shuts off the top power switch is controlled by the voltage on the ITH pin. If the output current increases, the error amplifier raises the ITH pin voltage until the average inductor current matches the new load current. In normal operation, the RHP50000-CSL clamps the maximum ITH pin voltage.

When the output is shorted to ground, the inductor current decays very slowly during the switch off time because of the low voltage across the inductor. To keep the current in control, a secondary limit is also imposed on the valley inductor current. If the inductor current measured through the bottom power switch increases beyond I_{VALLEY(MAX)}, the top power switch will be held off and switching cycles will be skipped until the inductor current is reduced.

analog.com Rev. A 22 of 33

Recovery from a short circuit can be abrupt and because the output is shorted and below regulation the regulator is requesting the maximum current to charge the output. When the short circuit condition is removed, the inductor current could cause an extreme voltage overshoot in the output. The RHP50000-CSL addresses this potential issue by regulating the SSTT voltage just above the FB voltage anytime the output is out of regulation. Therefore, a recovery from an output short circuit goes through a soft-start cycle. The output ramp is controlled and the overshoot is minimized.

Low EMI PCB Layout

The RHP50000-CSL is specifically designed to minimize EMI/EMC emissions and also to maximize efficiency when switching at high frequencies. For optimal performance, the RHP50000-CSL requires the use of multiple V_{IN} bypass capacitors.

Many designs will benefit from an additional $0.22\mu F$, 0402 ceramic capacitors placed between the larger bulk input ceramic capacitors. If the additional $0.22\mu F$ capacitors are not added to the layout then the bulk input ceramic capacitors should be moved as close as to the V_{IN} pin as possible.

To avoid noise coupling into FB, the resistor divider should be placed near the FB and AGND pins and physically close to the RHP50000-CSL. The remote output and ground traces should be routed together as a differential pair to the remote output. These traces should be terminated as close as physically possible to the remote output point that is to be accurately regulated through remote differential sensing.

See Figure 30 for a recommended PCB layout.




Figure 30. Recommended PCB Layout for the RHP50000-CSL

analog.com Rev. A | 23 of 33

Large, switched currents flow in the RHP50000-CSL V_{IN} , SW and PGND pins and the input capacitors. The loops formed by the input capacitors should be as small as possible by placing the capacitors adjacent to the V_{IN} and PGND pins. Place the input capacitors, inductor and output capacitors on the same layer of the circuit board. Place a local, unbroken ground plane under the application circuit on the layer closest to the surface layer.

The SW node should be as short as possible. Finally, keep the FB and RT nodes small and away from the noisy SW node.

High Temperature Considerations

For higher ambient temperatures, care should be taken in the layout of the PCB to ensure good heat sinking of the RHP50000-CSL. The PGND pins and the exposed pad on the bottom of the package should be soldered to a ground plane. This ground should be tied to large copper layers below with many thermal vias; these layers will spread heat dissipated by the RHP50000-CSL. Placing additional vias can reduce thermal resistance further. The maximum load current should be derated as the ambient temperature approaches the maximum junction rating. Power dissipation within the RHP50000-CSL can be estimated by calculating the total power loss from an efficiency measurement and subtracting the inductor loss. The die temperature is monitored with the SSTT pin.

analog.com Rev. A 24 of 33

TYPICAL APPLICATIONS




Figure 31. Dual Phase 5V to 3.3V, 25A, Forced Continuous Mode

analog.com Rev. A 25 of 33




Figure 32. Three Phase, 0.6V, 37.5A, Forced Continuous Mode

analog.com Rev. A | 26 of 33




Figure 33. Four Phase, 2MHz, 1.2V, 50A, Forced Continuous Mode

analog.com Rev. A 27 of 33




Figure 34. Four Phase, 2MHz, 1.2V, 50A Driven with External Clock, Forced Continuous Mode

analog.com Rev. A 28 of 33




Figure 35. 5MHz, 1V, 12.5A, Forced Continuous Mode




Figure 36. 2MHz, 3.3V, 12.5A, Pulse-Skipping Mode




Figure 37. High Efficiency, 2MHz, 0.5V, 12.5A, Forced Continuous Mode, Low Part Count

analog.com Rev. A | 29 of 33




Figure 38. 2MHz, 1.0V, Forced Continuous 1.5A DC to 7.5A Step Load 6A/µs Transient, ±1.8% VOUT Deviation




Figure 39. 3MHz, 1.0V, 12.5A, Forced Continuous Mode

analog.com Rev. A 30 of 33

ORDERING INFORMATION

Table 10. Product Ordering Guide

MODEL	TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKING QUANTITY	MARKING CODE
RHP50000IV- CSL#TRPBF	-40°C to 125°C	18-lead (3mm × 3mm) LQFN (laminate package with QFN footprint)	Reel, 2500	LHXH

Table 11. Evaluation Board Ordering Guide

MODEL ¹	DESCRIPTION
EVAL-RHP50000-CSLZ	2MHz, 3.3V _{IN} to 1.2V _{OUT} , 12.5A _{OUT} Evaluation Board

¹ Z = RoHS Compliant Part.

PACKAGE INFORMATION

Table 12. Product Package Guide

PACKAGE DRAWING	PACKAGE TYPE	PACKAGE DESCRIPTION
05-08-1548	LQFN	18-lead (3mm × 3mm) LQFN (laminate package with QFN footprint)

For the latest package outline information and land patterns (footprints), go to **Package Index**.

analog.com Rev. A 31 of 33

REVISION HISTORY

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	08/25	Initial release	_
А	08/25	Removed CSL from the part number	1-33

analog.com Rev. A 32 of 33

ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.

analog.com Rev. A | 33 of 33