


## RH101A Operational Amplifier



80 × 59 mils

Backside (substrate) is an alloyed gold layer. May be connected to  $V^-$  or no connection.

### DIE CROSS REFERENCE

LTC Finished Part Number	Order DICE CANDIDATE Part Number Below
RH101A RH101A	RH101A DICE RH101A DWF

### PAD FUNCTION

1. BAL/COMP
2.  $-IN$
3.  $+IN$
4.  $V^-$
5. BAL
6. OUT
7.  $V^+$
8. COMP

## DICE ELECTRICAL TEST LIMITS

$T_A = 25^\circ\text{C}$ .  $V_S = \pm 20\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	T <sub>A</sub> = 25°C		UNITS
			MIN	MAX	
Pre-Irradiation (Note 1)					
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> ≤ 50k		2	mV
I <sub>OS</sub>	Input Offset Current			10	nA
I <sub>B</sub>	Input Bias Current	V <sub>CM</sub> = 0V		75	nA
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>S</sub> = ±15V, V <sub>OUT</sub> = ±10V, R <sub>L</sub> ≥ 2k	50		V/mV
CMRR	Common Mode Rejection Ratio	R <sub>S</sub> ≤ 50k	80		dB
PSRR	Power Supply Rejection Ratio	R <sub>S</sub> ≤ 50k	80		dB
	Input Voltage Range	V <sub>S</sub> = ±20V	±15		V
V <sub>OUT</sub>	Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> ≥ 10k	±12		V
		V <sub>S</sub> = ±15V, R <sub>L</sub> ≥ 2k	±10		V
I <sub>S</sub>	Supply Current	V <sub>S</sub> = ±20V		3	mA

# DICE/DWF SPECIFICATION

## RH101A

### DICE ELECTRICAL TEST LIMITS

$T_A = 25^\circ\text{C}$ .  $V_S = \pm 20\text{V}$  unless otherwise noted. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	10Krad(SI)		20Krad(SI)		50Krad(SI)		100Krad(SI)		200Krad(SI)		UNITS
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
Post-Irradiation (Note 4)													
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> ≤ 50k	2		2		2		2		3		mV
I <sub>OS</sub>	Input Offset Current		10		10		10		10		20		nA
I <sub>B</sub>	Input Bias Current		75		75		100		200		400		nA
CMRR	Common Mode Rejection Ratio	V <sub>CM</sub> = ±15V, R <sub>S</sub> ≤ 50k	80		80		80		80		80		dB
PSRR	Power Supply Rejection Ratio	V <sub>CM</sub> = ±5V to ±20V, R <sub>S</sub> ≤ 50k	80		80		80		80		80		dB
A <sub>VOL</sub>	Large Signal Voltage Gain	R <sub>L</sub> = ±2k, V <sub>O</sub> = ±10V, V <sub>S</sub> = ±15V	50		50		50		50		25		V/mV
V <sub>OUT</sub>	Maximumm Output Voltage Swing	V <sub>S</sub> = ±15V, R <sub>L</sub> ≥ 10k V <sub>S</sub> = ±15V, R <sub>L</sub> ≥ 2k	±12 ±10		±12 ±10		±12 ±10		±12 ±10		±12 ±10		V V
I <sub>S</sub>	Supply Current	V <sub>S</sub> = ±20V	3		3		3		3		3		mA

**Note 1:** Unless otherwise noted, all measurements are made with unity gain compensation ( $C_1 = 30\text{pF}$ ); these specifications apply for  $\pm 5\text{V} \leq V_S \leq 20\text{V}$ .

**Note 2:** For supply voltages less than  $\pm 15\text{V}$ , the maximum input voltage is equal to the supply voltage.

**Note 3:** Refer to LTC standard product data sheet for all other applicable information.

**Note 4:** The post-irradiation table is for lot qualification based on sample lot assembly and testing only. Contact LTC marketing for more detail.

**Note 5:** Device is characterized at 10Krad, 20Krad, 50Krad, 100Krad, and 200Krad and is production tested at 100Krad only.

Wafer level testing is performed per the indicated specifications for dice. Considerable differences in performance can often be observed for dice versus packaged units due to the influences of packaging and assembly on certain devices and/or parameters. Please consult factory for more information on dice performance and lot qualifications via lot sampling test procedures.

Dice data sheet subject to change. Please consult factory for current revision in production.