MAX71020

Single-Chip Electricity Meter AFE

General Description

The MAX71020 is a single-chip analog front-end (AFE) for use in high-performance revenue meters. It contains the compute engine (CE) found in Maxim Integrated's fourth-generation meter system-on-chip (SoC) and an improved analog-to-digital converter (ADC), and interfaces to the host controller of choice over a SPI interface.

The MAX71020 comes in a 28-pin TSSOP package.

***Ordering Information* appears at end of data sheet.**

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX71020.related.

Features

- **0.1% Accuracy Over 2000:1 Current Range**
- **Exceeds IEC 62053/ANSI C12.20 Standards**
- **Two Differential Current Sensor Inputs**
- **Two Voltage Sensor Inputs**
- **Selectable Gain of 1 or 8.9 for One Current Input to Support a Shunt**
- **High-Speed Wh/VARh Pulse Outputs with Programmable Width**
- **Up to Four Pulse Outputs with Pulse Count**
- **Four-Quadrant Metering**
- **Digital Temperature Compensation**
- **Independent 32-Bit Compute Engine**
- **45Hz to 65Hz Line Frequency Range with Same Calibration**
- **Phase Compensation (±10°)**
- **Four Multifunction DIO Pins**
- **SPI Interface**
- **-40°C to +85°C Industrial Temperature Range**
- **28-Pin TSSOP Lead(Pb)-Free Package**

Typical Operating Circuit



For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

19-6400; Rev 1; 1/13

ABSOLUTE MAXIMUM RATINGS

(All voltages with respect to GNDA.)

Voltage and Current Supplies and Ground Pins

V_{3P3SYS}, V_{3P3A} ..... -0.5V to +4.6V
GNDD ..... -0.1V to +0.1V

Analog Input Pins

IAP, IAN, IBP, IBN, VA, VB ..... (-10mA to +10mA), (-0.5V to +0.5V)
XIN, XOUT ..... (-10mA to +10mA), (-0.5V to +3.0V)

Digital Pins

Inputs ..... (-10mA to +10mA), (-0.5V to +6V)
Outputs ..... (-10mA to +10mA), (-0.5V to (V_{3P3SYS} + 0.5V))

Temperature and ESD Stress

Operating Junction Temperature (peak, 100ms) ..... 140°C
Operating Junction Temperature (continuous) ..... 125°C
Storage Temperature Range ..... -45°C to +165°C
ESD Stress on All Pins ..... ±4kV, HBM
Lead Temperature (soldering, 10s) ..... 300°C
Soldering Temperature (reflow) ..... +250°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP
Junction-to-Ambient Thermal Resistance (θ_{JA}) ..... 78°C/W
Junction-to-Case Thermal Resistance (θ_{JC}) ..... 13°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maximintegrated.com/thermal-tutorial**.

ELECTRICAL CHARACTERISTICS

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
RECOMMENDED OPERATING CONDITIONS					
V_{3P3SYS} and V_{3P3A} Supply Voltage	Precision metering operation	3.0		3.6	V
	Digital operation (Notes 2, 3)	2.8		3.6	
Operating Temperature		-40		+85	°C
INPUT LOGIC LEVELS					
Digital High-Level Input Voltage (V_{IH})		2			V
Digital Low-Level Input Voltage (V_{IL})				0.8	V
Input Pullup Current (I_{IL}) RESETZ	$V_{V3P3SYS}$ = 3.6V, V_{IN} = 0V	41	78	115	µA
Input Pullup Current (I_{IL}) Other Digital Inputs	$V_{V3P3SYS}$ = 3.6V, V_{IN} = 0V	-1	0	+1	µA
Input Pulldown Current (I_{IH}) All Pins	V_{IN} = $V_{V3P3SYS}$	-1	0	+1	µA
OUTPUT LOGIC LEVELS					
Digital High-Level Output Voltage (V_{OH})	I_{LOAD} = 1mA	$V_{V3P3SYS}$ - 0.4			V
	I_{LOAD} = 15mA (Note 3)	$V_{V3P3SYS}$ - 1.1			
Digital Low-Level Output Voltage (V_{OL})	I_{LOAD} = 1mA	0		0.4	V
	I_{LOAD} = 15mA (Note 3)	0		0.96	

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
TEMPERATURE MONITOR					
TNOM (Nominal Value at 22°C)	V_{V3P3A} = 3.3V		956		LSB
Temperature Measurement Equation			Temp = 0.33 x STEMP + 21.77		°C
Temperature Error (Note 4)	T_A = -40°C to +85°C	-6		+6	°C
	T_A = -20°C to +60°C	-4.8		+4.8	
Duration of Temperature Measurement After Setting TEMP_START	TEMP_PER = 0		15	60	ms
SUPPLY CURRENT PERFORMANCE SPECIFICATIONS					
V_{3P3A} + V_{3P3SYS} Current (Note 4)	V_{V3P3A} = $V_{V3P3SYS}$ = 3.3V, CE_E = 1, ADC_E = 1		3	4.3	mA
INTERNAL POWER-FAULT COMPARATOR SPECIFICATIONS					
Overall Response Time	100mV overdrive, falling	20		200	µs
	100mV overdrive, rising	8		200	
Falling Threshold	3.0V comparator	2.83	2.93	3.03	V
	2.8V comparator	2.75	2.81	2.89	V
	Difference 3.0V and 2.8V comparators	50	136	220	mV
Hysteresis (Rising Threshold - Falling Threshold)	3.0V comparator, T_A = +22°C	17	45	74	mV
	2.8V comparator, T_A = +22°C	15	42	70	
PLL PERFORMANCE SPECIFICATIONS					
PLL Power-Up Settling Time	V_{V3P3A} = 0 to 3.3V step, measured from first edge of MCK		75		µs
PLL_FAST Settling Time	V_{V3P3A} = 3.3V, PLL_FAST rise		10		µs
	V_{V3P3A} = 3.3V, PLL_FAST fall		10		
PLL Lock Frequency at XOUT	V_{V3P3A} = 3.3V, MCK frequency error < 1%	7	9.8	13	MHz
VREF PERFORMANCE SPECIFICATIONS					
VREF Output Voltage, VREF (22)	T_A = +22°C	1.200	1.205	1.210	V
VREF Power-Supply Sensitivity (DV_{REF}/DV_{V3P3A})	V_{V3P3A} = 3.0V to 3.6V	-1.5		+1.5	mV/V
VNOM Definition			VNOM(T) = VREF(22) + TC1(T - 22) + TC2(T - 22)^2		V
VNOM Temperature Coefficient TC1			29.32 - 1.05 x TRIMT		µV/°C
VNOM Temperature Coefficient TC2			-0.56 - 0.004 x TRIMT		µV/°C^2
VREF(T) Deviation from VNOM(T): $\frac{VREF(T) - VNOM(T)}{VNOM(T)} \frac{10^6}{62}$	(Note 4)	-40		+40	ppm/°C

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ADC CONVERTER PERFORMANCE SPECIFICATIONS						
Recommended Input Range (with Respect to GNDA)	VA, VB, IBP, IBN		-250		+250	mVpk
Recommended Input Range (with Respect to GNDA)	IAP, IAN: preamplifier enabled		-27.78		+27.78	mVpk
	IAP, IAN: preamplifier disabled		-250		+250	
Input Impedance, No Preamplifier	f_{IN} = 65Hz		50		100	kΩ
ADC Gain Error vs Percentage Power-Supply Variation $\frac{10^6 \Delta Nout_{PK} 357nV/V_{IN}}{100\Delta V3P3A/3.3}$	V_{IN} = 200mV peak, 65Hz; V_{V3P3A} = 3.0V, 3.6V				81	ppm/%
Input Offset	IAP = IAN = GNDA		-10		+10	mV
Total Harmonic Distortion at 250mVpk	V_{IN} = 55Hz, 250mVpk, 64kpts FFT, Blackman Harris Window			-85		dB
Total Harmonic Distortion at 20mVpk	V_{IN} = 55Hz, 20mVpk, 64kpts FFT, Blackman Harris Window			-90		dB
LSB Size (LSB Values Do Not Include the 9-Bit Left Shift at the CE Input)	V_{IN} = 55Hz, 20mVpk, 64kpts FFT, Blackman-Harris window, 10MHz ADC clock	FIRLEN = 15		120.46		nV
		FIRLEN = 14		146.20		
		FIRLEN = 13		179.82		
		FIRLEN = 12		224.59		
		FIRLEN = 11		285.54		
		FIRLEN = 10		370.71		
Digital Full Scale	V_{IN} = 55Hz, 400mVpk, 10MHz ADC clock	FIRLEN = 15		±2621440		LSB
		FIRLEN = 14		±2160000		
		FIRLEN = 13		±1756160		
		FIRLEN = 12		±1406080		
		FIRLEN = 11		±1105920		
		FIRLEN = 10		±851840		
PREAMPLIFIER PERFORMANCE SPECIFICATIONS						
Differential Gain, (V_{IN} = 28mV Differential)	T_A = +25°C, V_{V3P3A} = 3.3V, preamplifier enabled			8.9		V/V
Differential Gain (V_{IN} = 15mV Differential)						
Gain Variation vs. V_{3P3A} (V_{IN} = 28mV Differential)	V_{V3P3A} = 3.0V, 3.6V			-72		ppm/%
Gain Variation vs. Temperature (V_{IN} = 28mV Differential)	T_A = -40°C to +85°C			-45		ppm/°C
Phase Shift (V_{IN} = 28mV Differential)	T_A = +25°C, V_{V3P3A} = 3.3V (Note 4)		0		8	milli-degree
Preamplifier Input Current (I_{IAP})	Preamplifier enabled, IADC0 = IADC1 = GNDA		9	15	20	µA
Preamplifier Input Current (I_{IAN})						

ELECTRICAL CHARACTERISTICS (continued)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Preamplifier and ADC Total Harmonic (V_{IN} = 28mV Differential)	T_A = +25°C; V_{V3P3A} = 3.3V, PRE_E = 1		-80		dB
Preamplifier and ADC Total Harmonic Distortion (V_{IN} = 15mV Differential)	T_A = +25°C; V_{V3P3A} = 3.3V, PRE_E = 1		-85		dB
SPI SLAVE TIMING SPECIFICATIONS					
SPI Setup Time	SPI_DI to SPI_CK rise	10			ns
SPI Hold Time	SPI_CLK rise to SPI_DI	10			ns
SPI Output Delay	SPI_CLK fall to SPI_D0			40	ns
SPI Recovery Time	SPI_CSZ fall to SPI_CLK	10			ns
SPI Removal Time	SPI_CLK to SPI_CSZ rise	15			ns
SPI Clock High		40			ns
SPI Clock Low		40			ns
SPI Clock Frequency				10	MHz
SPI Transaction Space (SPI_CSZ Rise to SPI_CSZ Fall)		1			µs
RESETZ TIMING					
Reset Pulse Width	Following power-on	1			ms
	At all other times	5			µs
Reset Pulse Rise Time	(Note 4)			1	µs
VOLTAGE MONITOR					
Nominal Value at +22°C (VNOM)	V_{V3P3A} = 3.3V		130		LSB
Voltage Measurement Equation		$V_{V3P3SYS}$(CALC) = 3.29V + (VSENSE – 130) x 0.025V + STEMP x 242µV			
Voltage Error $100 \times \left(\frac{\text{üüüü}}{V_{\text{üüü}}} - 1 \right)$		-4		+4	%

Note 2: V_{3P3SYS} and V_{3P3A} must be connected together.
Note 3: GNDA and GNDD must be connected together.
Note 4: Guaranteed by design, not production tested.

RECOMMENDED EXTERNAL COMPONENTS

NAME	FROM	TO	FUNCTION	VALUE	UNITS
C1	V_{3P3A}	GNDA	Bypass capacitor for 3.3V supply	≥ 0.1 ±20%	µF
CSYS	V_{3P3SYS}	GNDD	Bypass capacitor for V_{3P3SYS}	≥ 1.0 ±30%	µF
C1P8	V_{DD}	GNDD	Bypass capacitor for V1P8 regulator	0.1 ±20%	µF
XTAL	XIN	XOUT	At cut crystal specified for 18pF load	9.8304	MHz
CXS	XIN	GNDA	Load capacitor values for crystal depend on crystal specifications and board parasitics. Nominal values are based on 4pF board capacitance and include an allowance for chip capacitance.	32 ±10%	pF
CXL	XOUT	GNDA		32 ±10%	pF

Pin Configuration



Pin Description

(Pin types: P = Power, O = Output, I = Input, I/O = Input/Output. The circuit number denotes the equivalent circuit, as specified under Figure 1).

PIN	NAME	TYPE	CIRCUIT	DESCRIPTION
POWER AND GROUND PINS				
2	GNDA	P	—	Analog Ground. GNDA should be connected directly to the ground plane.
3	V_{3P3A}	P	—	Analog Power Supply. A 3.3V power supply should be connected to V_{3P3A}. V_{3P3A} must be the same voltage as V_{3P3SYS}.
12	GNDD	P	—	Digital Ground. GNDD should be connected directly to the ground plane.
23	V_{DD}	O	—	Output of the 1.8V Regulator. A 0.1µF bypass capacitor to ground should be connected to this pin.
24	V_{3P3SYS}	P	—	System 3.3V Supply. V_{3P3SYS} should be connected to a 3.3V power supply.
ANALOG PINS				
7, 6	IAP, IAN	I	6	Differential or Single-Ended Line Current-Sense Inputs. These pins are voltage inputs to the internal ADC. Typically, these pins are connected to the outputs of current sensors. **Unused pins must be tied to GNDA**.
5, 4	IBP, IBN			
1, 28	VA, VB	I	6	Line Voltage Sense Inputs. VA/VB are voltage inputs to the internal ADC. Typically, the pins are connected to the outputs of resistor-dividers. **Unused pins must be tied to GNDA**.
25	XIN	I	8	Crystal Inputs. A 9.8304MHz crystal should be connected to XIN and XOUT.
26	XOUT	O		
DIGITAL PINS				
22	DIO0/WPULSE	I/O	3, 4	Multiple-Use Pins. Configurable as DIO. Alternative functions with proper selection of associated registers are: DIO0 = WPULSE DIO1 = VPULSE
21	DIO1/VPULSE			
20	DIO2/XPULSE			
11	DIO3/YPULSE			
8, 27	TEST, TEST0	I	3	Connect to GNDD
9	RESETZ	I	3	Active-Low Reset
13	SPI_CSZ	I	3	SPI Interface
14	SPI_DO	O	4	
15	SPI_DI	I	3	
16	SPI_CLK	I	3	
19	INTZ	O	4	Active-Low Interrupt Request
OTHER PIN				
10	V_{PP}	I	—	Connect to GNDD



DIGITAL INPUT EQUIVALENT CIRCUIT
TYPE 3



ANALOG INPUT EQUIVALENT CIRCUIT
TYPE 6:
ADC INPUT



DIGITAL OUTPUT EQUIVALENT CIRCUIT
TYPE 4



OSCILLATOR EQUIVALENT CIRCUIT
TYPE 8:
OSCILLATOR I/O

Figure 1. I/O Equivalent Circuits

Functional Diagram



Hardware Description

Hardware Overview

The MAX71020 energy meter analog front-end (AFE) integrates all primary functional blocks required to implement a solid-state residential electricity meter. Included on the chip are:

- An analog front-end (AFE) featuring a 22-bit second-order sigma-delta ADC
- An independent 32-bit digital computation engine (CE) to implement DSP functions
- A precision voltage reference (VREF)
- A temperature sensor for digital temperature sensing and compensation
- Four I/O pins
- A zero-crossing detector with interrupt output
- Resistive shunt and current transformers are supported
- A SPI slave for connection to a host controller

In a typical application, the 32-bit compute engine (CE) of the MAX71020 sequentially processes the samples from the voltage inputs on analog input pins and performs calculations to measure active energy (Wh) and reactive energy (VARh), as well as A^2h, and V^2h for four-quadrant metering. These measurements are then accessed by the host controller.

In addition to the temperature-trimmed ultra-precision voltage reference, the on-chip digital temperature compensation mechanism includes a temperature sensor and associated controls for correction of unwanted temperature effects on measurement, e.g., to meet the requirements of ANSI and IEC standards.

Temperature-dependent external components such as crystal oscillator, resistive shunts, current transformers (CTs) and their corresponding signal conditioning circuits can be characterized and their correction factors can be programmed to produce electricity meters with exceptional accuracy over the industrial temperature range.

Communications with the host is conducted over a SPI interface. The communications protocol between the host and the MAX71020 provides a redundant information transfer ensuring the correctness of commands transferred from the host to the AFE, and of data transferred from the AFE to the host.

In addition, the MAX71020 has one pin dedicated as an interrupt output to the host. This pin notifies the host of asynchronous events.

Analog Section

Signal Input Pins

The MAX71020 has four analog inputs: two single-ended inputs for voltage measurement, and two differential inputs for current measurement.

The IAP, IAN, IBP, and IBN pins are current sensor inputs. The differential inputs feature preamplifiers with a selectable gain of 1 or 9, and are intended for direct connection to a shunt resistor sensor or a current transformer (CT).

The voltage inputs in the MAX71020 are single-ended, and are intended for sensing the line voltage via resistive dividers. These single-ended inputs are referenced to the GNDA pin.

All analog signal input pins measure voltage. In the case of shunt current sensors, currents are sensed as a voltage drop in the shunt resistor sensor. In the case of Current Transformers (CT), the current is measured as a voltage across a burden resistor that is connected to the secondary winding of the CT. Meanwhile, line voltages are sensed through resistive voltage-dividers.

Some versions of the device implement a preamplifier with a fixed gain of 8.9 to enhance performance when using sensors with a low-amplitude output (for example, current shunts). When using a device with the preamplifier enabled, the input signal amplitude cannot be greater than 27.78mV peak.

Input Multiplexer

The input multiplexer sequentially applies the input signals from the analog input pins to the input of the ADC. One complete sampling sequence is called a multiplexer frame.

The IBP-IBN differential input may be used to sense the neutral current, and VB may be optionally used to sense a second voltage channel.This configuration implies that the multiplexer applies a total of four inputs to the ADC. For this configuration, the multiplexer sequence is as shown in Figure 2. In this configuration IAP-IAN, IBP-IBN, VA and VB are sampled. The physical current sensor for the neutral current measurement and the voltage sensor for VB may be omitted if not required.

For a standard single-phase application with tamper sensor in the neutral path, two current inputs are configured for differential mode, using the pin pairs IAP-IAN and IBP-IBN. The MAX71020 uses two locally connected current sensors via IAP-IAN and IBP-IBN for this configuration. The VA pin is typically connected to the phase voltage via resistor-dividers.

The MAX71020 adds the ability to sample a second phase voltage (applied at the VB pin), which makes it suitable for meters with two voltage and two current sensors, such as meters implementing Equation 2 for dual-phase operation (P = VA x IA + VB x IB).

Table 1 summarizes the AFE input configuration.

Delay Compensation

When measuring the energy of a phase (i.e., Wh and VARh) in a service, the voltage and current for that phase must be sampled at the same instant. Otherwise, the phase difference, ϕ, introduces errors.

$$\phi = \frac{t_{delay}}{T} \times 360^\circ = t_{delay} \times f \times 360^\circ$$

where f is the frequency of the input signal, T = 1/f and t_{delay} is the sampling delay between current and voltage.

Table 1. ADC Input Configuration

PIN	COMMENT
IAP	The ADC results are stored in register IA.
IAN	
IBP	The ADC results are stored in register IB.
IBN	
VA	The ADC result is stored in register VA.
VB	The ADC result is stored in register VB.

Traditionally, sampling is accomplished by using two ADCs per phase (one for voltage and the other one for current) controlled to sample simultaneously. Maxim Integrated's Single Converter Technology®, however, exploits the 32-bit signal processing capability of its CE to implement "constant delay" allpass filters. The allpass filter corrects for the conversion time difference between the voltage and the corresponding current samples that are obtained with a single multiplexed ADC.

The constant delay allpass filter provides a broadband delay 360° - θ, which is precisely matched to the difference in sample time between the voltage and the current of a given phase. This digital filter does not affect the amplitude of the signal, but provides a precisely controlled phase response.

The ADC multiplexer samples the current first, immediately followed by sampling of the corresponding phase voltage, thus the voltage is delayed by a phase angle ϕ relative to the current. The delay compensation implemented in the CE aligns the voltage samples with their corresponding current samples by first delaying the current samples by one full sample interval (i.e., 360°), then routing the voltage samples through the allpass filter, thus delaying the voltage samples by 360° - θ, resulting in the residual phase error between the current and its corresponding voltage of θ - ϕ. The residual phase error is negligible, and is typically less than ±0.0015° at 100Hz, thus it does not contribute to errors in the energy measurements.

ADC Preamplifier

The ADC preamplifier is a low-noise differential amplifier with a fixed gain of 8.9 available on the IAP and IAN current-sensor input pins. It is provided only in versions of the MAX71020 AFE configured for use with current shunts.



Figure 2. States in a Multiplexer Frame

Single Converter Technology is a registered trademark of Maxim Integrated Products, Inc.

Analog-to-Digital Converter (ADC)

A single second-order delta-sigma ADC digitizes the voltage and current inputs to the device. The resolution of the ADC is dependent on several factors.

Initiation of each ADC conversion is automatically controlled by logic internal to the MAX71020. At the end of each ADC conversion, the FIR filter output data is stored into the register determined by the multiplexer selection. FIR data is stored LSB justified, but shifted left 9 bits.

FIR Filter

The finite impulse response filter is an integral part of the ADC and it is optimized for use with the multiplexer. The purpose of the FIR filter is to decimate the ADC output to the desired resolution. At the end of each ADC conversion, the output data is stored into the register determined by the multiplexer selection.

Voltage References

A bandgap circuit provides the reference voltage (VREF) to the ADC. Since the VREF bandgap amplifier is chopper stabilized, the DC offset voltage, which is the most significant long-term drift mechanism in the voltage reference (VREF), is automatically removed by the chopper circuit.

Digital Computation Engine (CE)

The CE, a dedicated 32-bit signal processor, performs the precision computations necessary to accurately measure energy. The CE calculations and processes include:

- Multiplication of each current sample with its associated voltage sample to obtain the energy per sample (when multiplied with the constant sample time)
- Frequency-insensitive delay cancellation on all four channels (to compensate for the delay between samples caused by the multiplexing scheme)
- 90° phase shifter (for VAR calculations)
- Pulse generation
- Monitoring of the input signal frequency (for frequency and phase information)
- Monitoring of the input signal amplitude (for sag detection)
- Scaling of the processed samples based on calibration coefficients
- Scaling of samples based on temperature compensation information
- Gain and phase compensation

Meter Equations

The MAX71020 provides hardware assistance to the CE in order to support various meter equations. This assistance is controlled through registers that are controlled by the CE code image. The CE firmware implements the equations listed in Table 2 or a subset thereof.

Pulse Generators

The MAX71020 provides up to four pulse generators, VPULSE, WPULSE, XPULSE, and YPULSE, as well as hardware support for the VPULSE and WPULSE pulse generators. The pulse generators are used to output CE status indicators and energy usage. See Table 3.

The polarity of the pulses may be inverted with control bit PLS_INV. When this bit is set, the pulses are active-high, rather than the more usual active-low. PLS_INV inverts all four pulse outputs.

The function of each pulse generator is determined by the CE code. Standard configurations of the MAX71020 provide a mains zero-crossing indication on XPULSE and voltage sag detection on YPULSE.

A common use of the zero-crossing pulses is to generate interrupts in order to drive RTC software in places where the mains frequency is sufficiently accurate to do so and also to adjust for crystal aging. Zero-crossing can also be used to control PLC modems or cut-off relays. A common use for the SAG pulse is to generate an interrupt that alerts the host controller when mains power is about to fail, so that the host controller can store accumulated energy and other data to EEPROM before the board supply voltage drops below safe levels.

Table 2. Inputs Selected in Multiplexer Cycles

EQU	DESCRIPTION	Wh AND VARh FORMULA	
		ELEMENT 0	ELEMENT 1
0	1 element, 2W, 1φ with neutral current sense	VA · IA	VA · IB
1	1 element, 3-W, 1φ	VA(IA-IB)/2	VA · IB/2
2	2 element, 3-W	VA · IA	VB · IB

Table 3. Pulse Output Function Assignments

OUTPUT	FUNCTION
XPULSE	Pulse output on each zero crossing on voltage input
YPULSE	Pulse output when voltage sag detected
VPULSE	Pulse output when programmed VARh consumption has occurred
WPULSE	Pulse output when programmed Wh consumption has occurred

XPULSE and YPULSE

Pulses generated by the CE may be exported to the XPULSE and YPULSE pulse output pins. Pins D2 and D3 are used for these pulses, respectively. The XPULSE and YPULSE outputs can be updated once on each pass of the CE code. See the *CE Interface Description* section for details.

VPULSE and WPULSE

By default, WPULSE and VPULSE are negative pulses (i.e., low level pulses, designed to sink current through an LED). PLS_MAXWIDTH[7:0] determines the maximum negative pulse width T_{MAX} in units of 2.458MHz clock cycles based on the pulse interval T_I according to the formula:

$$T_{MAX} = (2 \times PLS\_MAXWIDTH[7:0] + 1) \times T_I$$

T_I is based on an internal value that determines the pulse interval and the ADC clock, both of which are determined by the particular characteristics of the CE code. In the MAX71020, the default value for T_I is 65.772µs, but this value may change in customized versions of this device.

If PLS_MAXWIDTH = 255 no pulse-width checking is performed, and the pulses default to 50% duty cycle. T_{MAX} is typically programmed to 10ms (T_{MAX} = 76), which works well with most calibration systems.

The polarity of the pulses may be inverted with the control bit PLS_INV. When PLS_INV is set, the pulses are active-high. The default value for PLS_INV is zero, which selects active-low pulses.

The WPULSE and VPULSE pulse generator outputs are available on pins D0/WPULSE and D1/VPULSE, respectively.

Temperature Sensor

The MAX71020 includes an on-chip temperature sensor for determining the temperature of its bandgap reference. The primary use of the temperature data is to determine the magnitude of compensation required to offset the thermal drift in the system for the compensation of current, voltage, and energy measurement. See the *Metrology Temperature Compensation* section.

The temperature sensor is awakened on command from the host controller by setting the TEMP_START control bit. The host controller must wait for the TEMP_START bit to clear before reading STEMP[15:0] and before setting the TEMP_START bit once again.

The result of the temperature measurement can be read from the STEMP[15:0] register. The 16-bit value is in two's complement form and ranges from -1024 to +1023 (decimal). The sensed temperature can be computed from the 16-bit STEMP[15:0] reading using the following formula:

$$Temp\ (°C) = 0.33 \times STEMP + 21.77$$

An additional register, VSENSE[7:0], senses the level of the supply voltage. Table 4 shows the registers used for temperature measurement.

Digital I/O

On reset or power-up, all DIO pins are configured as high impedance. DIO pins can be configured independently by the host controller by manipulating the D0, D1, D2, and D3 bit fields.

Table 4. Temperature Measurement Registers

NAME	RST	WK	DIR	DESCRIPTION	
TEMP_PER[1:0]	0	—	R/W	Sets the period between temperature measurements.	
				TEMP_PER	**TIME**
				0	Manual updates (see TEMP_START description)
				1	Every accumulation cycle
				2	Continuous
				3	No updates
TEMP_START	0	—	R/W	TEMP_PER[1:0] must be zero in order for TEMP_START to function. If TEMP_PER[1:0] = 0, then setting TEMP_START starts a temperature measurement. Hardware clears TEMP_START when the temperature measurement is complete. The host controller must wait for TEMP_START to clear before reading STEMP[10:0] and before setting TEMP_START again.	
STEMP[15:0]	—	—	R	The result of the temperature measurement.	
VSENSE[7:0]	—	—	R	The result of the temperature measurement (see the formula listed in the *Electrical Characteristics* table).	

SPI Slave Port

The slave SPI port communicates directly with the host controller and allows it to read and write the device control registers. The interface to the slave port consists of the SPI_CSZ, SPI_CLK, SPI_DI, and SPI_DO pins. The host can also reset the MAX71020 through the SPI port by writing a data pattern to the RESET register (see Table 7).

SPI Transactions

SPI transactions are configured to provide immunity to electrical noise through redundancy in the command segment and error checking in the data field. The MAX71020 SPI transaction is exactly 64 bits; transactions of any other length are rejected. Each SPI transaction has the following fields (see Table 5):

- A 24-bit setting packet, consisting of
  - 11-bit address, MSB first
  - 1-bit direction (1 means read)
  - 11-bit inverted address, MSB first
  - 1-bit inverted direction
- An 8-bit status, consisting of the following bits concerning the last transaction, starting from bit 7:
  - Parity of the status byte (0 or 1 could be correct)
  - FIFO overflow status bit (1 means error)
  - FIFO underrun status bit (1 means error)
  - Read or write data parity (0 or 1 could be correct) (never both read and write; address is not included in the parity)
  - Address or direction mismatch error bit (1 means error) (1: error, 0 : no error)
  - A bit indicating whether or not the bit count was exactly 64 (1 means error)
  - Out of bounds address, most likely due to SPI safe bit or the memory manager (1 means error)
- A 32-bit packet of data, MSB first

If extra clocks are provided at the end during a read, all zero is output and the status continues to be updated, signaling an error. If extra clocks are provided at the end during a write, the write is aborted and the status is updated to signal an error.

- None of the fields above are optional.
- If an error is detected during the address or direction phase, no action is taken.
- SPI_DO is high-Z while SPI_CSZ is high.
- SPI safe mode is supported, and SPI is not locked out of this bit during SPI safe.

A typical SPI transaction is as follows. While SPI_CSZ is high, the port is held in an initialized/reset state. During this state, SPI_DO is held in high-Z state and all transitions on SPI_CLK and SPI_DI are ignored. When SPI_CSZ falls, the port begins the transaction on the first rising edge of SPI_CLK. A transaction consists of the fields shown in Table 5.

Table 5. SPI Transaction (64 Bits)

24-BIT SETTING FIELD				8-BIT STATUS								32-BIT DATA
Address	Dir	Inv Address	Inv Dir	Status from Previous Transaction: status[7:0]								Data
addr[10:0]	RD	addr_b[10:0]	RD_b	Status Parity	FIFO OverRun	FIFO UnderRun	Data Parity	Setting Mismatch	Reserved	Bad CK Cnt	Bad Address	data[31:0]



Figure 3. SPI Slave Port—Typical READ and WRITE operations

Note that the status byte indicates the status of the previous SPI transaction except for the status byte parity.

SPI Safe Mode

Sometimes it is desirable to prevent the SPI interface from writing to arbitrary registers and possibly disturbing the CE operation. For this reason, the SPI_SAFE mode was created. In this mode, all SPI writes are disabled except to the word containing the SPI_SAFE bit. This affords the host one more layer of protection from inadvertent writes.

Functional Description

Theory of Operation

The energy delivered by a power source into a load can be expressed as:

$$E = \int_0^t V(t)I(t)dt$$

Assuming phase angles are constant, the following formulae apply:

P = Real Energy [Wh] = V x A x cos ϕ x t

Q = Reactive Energy [VARh] = V x A x sin ϕ x t

S = Apparent Energy [VAh] = $\sqrt{P^2 + Q^2}$

For a practical meter, not only voltage and current amplitudes, but also phase angles and harmonic content may constantly change. Thus, simple RMS measurements are inherently inaccurate. A modern solid-state electricity meter IC such as the MAX71020 functions by emulating the integral operation above, i.e., it processes current and voltage samples through an ADC at a constant frequency. As long as the ADC resolution is high enough and the sample frequency is beyond the harmonic range of interest, the current and voltage samples, multiplied with the time period of sampling yield an accurate quantity for the momentary energy. Summing the instantaneous energy quantities over time provides very accurate results for accumulated energy.



Figure 4. Voltage, Current, Momentary and Accumulated Energy

Figure 4 shows the shapes of V(t), I(t), the instantaneous power and the accumulated energy resulting from 50 samples of the voltage and current signals over a period of 20ms. The application of 240V AC and 100A results in an accumulation of 480Ws (= 0.133Wh) over the 20ms period, as indicated by the accumulated power curve. The described sampling method works reliably, even in the presence of dynamic phase shift and harmonic distortion. After a sufficient number (typically 2520) of multiplexer frames have been collected, the MAX71020 issues an interrupt to the host using the INTZ pin, signalling that new energy values are available.

Fault and Reset Behavior

Events at Power-Down

Power fault detection is performed by internal comparators that monitor the voltage at the V_{3P3A} pin and also monitor the internally generated V_{DD} pin voltage (1.8V DC). V_{3P3SYS} and V_{3P3A} must be connected together at the PCB level so that the comparators, which are internally connected only to the V_{3P3A} pin, are able to simultaneously monitor the common V_{3P3SYS} and V_{3P3A} voltage. The following discussion assumes that V_{3P3A} and V_{3P3SYS} are connected together at the PCB level.

During a power failure, as V_{3P3A} falls, two thresholds are detected. The first threshold, at 3.0V, warns the host controller that the analog modules are no longer accurate. The second threshold, at 2.8V, warns the host controller that a serious reduction in supply voltage has occurred and that the reliability of OTP reads may be affected.

Reset Sequence

The MAX71020 does not provide automatic reset generation. The reset needs to be generated by the host controller or by external circuitry connected to the RESETZ pin. When the MAX71020 receives a reset signal, either from the RESETZ pin or from the SPI (using a write to the RESET register at address 0x322), it asynchronously halts what it was doing. It then clears the RAM and invokes the Load Engine (LE). The LE initializes RAM and hardware control registers from the CE code image that is stored in OTP memory. Only RAM cells and hardware registers that need not change dynamically are loaded. All other RAM cells and registers have to be loaded by the host controller. The LE automatically refreshes the values of the registers it is tasked with loading during the operation of the MAX71020. This refresh happens in increments of one register at a time and at a rate of one register per second.

An errant reset can occur during EMI events. If this happens, the host controller is notified. This is accomplished by the holding the INTZ pin low until the host clears the event (the F_RESET bit in the M_STAT register is set to indicate that a reset has occurred).

Applications Information

Sensor Connection

Figure 5 to Figure 8 show voltage-sensing resistive dividers, current-sensing current transformers (CTs) and current-sensing resistive shunts and their proper connection to the voltage and current inputs of the MAX71020. All input signals to the MAX71020 sensor inputs are voltage signals providing a scaled representation of either a sensed voltage or current.

Table 6. VSTAT[1:0]

VSTAT[1:0]	DESCRIPTION
00	System Power-OK. V_{3P3A} > 3.0V. Analog modules are functional and accurate.
01	System Power is low. 2.8V < V_{3P3A} < 3.0V. Analog modules not accurate.
11	System power below 2.8V. Ability to monitor power is about to fail.



Figure 5. Resistive Voltage-Divider (Voltage Sensing)



Figure 6. CT With Single-Ended Input Connection (Current Sensing)



Figure 7. CT With Differential Input Connection (Current Sensing)



Figure 8. Differential Resistive Shunt Connections (Current Sensing)

The analog input pins of the MAX71020 are designed for sensors with low source impedance. RC filters with resistance or capacitance values higher than those implemented in the demo boards must not be used. Refer to the demo board schematics for complete sensor input circuits and corresponding component values. Maxim Integrated does not recommend the use of ferrites directly at the analog signal input.

Connecting the MAX71020

Figure 9 shows a typical MAX71020 configuration. The IAP-IAN current channel may be directly connected to either a shunt resistor or a CT, while the IBP-IBN channel is connected to a CT and is therefore isolated. This configuration implements a single-phase measurement with tamper-detection using one current sensor to measure the neutral current. This configuration can also be used to create a split phase meter (e.g., ANSI Form 2S).



Figure 9. Connecting the MAX71020

Host connections include the INTZ pin, the RESETZ pin, and an optional YPULSE pin. In the host controller, the DIO pin connected to INTZ should generate an interrupt. This interrupt signals to the host that an accumulation cycle has been completed.

Metrology Temperature Compensation

Voltage Reference Precision

Since the VREF bandgap amplifier is chopper-stabilized the DC offset voltage, which is the most significant long-term drift mechanism in the voltage references, is automatically removed by the chopper circuit. Maxim Integrated trims the VREF voltage reference during the device manufacturing process to ensure the best possible accuracy.

The reference voltage (VREF) is trimmed to a target value of 1.205V nominal. During this trimming process, the TRIMT[7:0] value is stored in nonvolatile fuses. TRIMT[7:0] is trimmed to a value that results in minimum VREF variation with temperature.

The TRIMT[7:0] value can be read by the host controller during initialization to calculate parabolic temperature compensation coefficients suitable for each individual device. The achievable temperature coefficient for VREF is ±40ppm/°C.

Considering the factory calibration temperature of VREF to be +22°C and the industrial temperature range (-40°C to +85°C), the VREF error at temperature extremes can be calculated as:

(85°C - 22°C) x 40ppm/°C = +2520ppm = ±0.252%

and

(-40°C - 22°C) x 40ppm/°C = +2480ppm = -0.248%

The above calculation implies that both the voltage and the current measurements are individually subject to a theoretical maximum error of approximately ±0.25%. When the voltage sample and current sample are multiplied together to obtain the energy per multiplexer frame, the voltage error and current error combine resulting in approximately ±0.5% maximum energy measurement error. However, this theoretical ±0.5% error considers only the voltage reference (VREF) as an error source. In practice, other error sources exist in the system. The principal remaining error sources are the current sensors (shunts or CTs) and their corresponding signal conditioning circuits, and the resistor voltage-divider used to measure the voltage. The MAX71020 0.5% grade devices should be used in class 1% designs, allowing sufficient margin for the other error sources in the system.

Mechanism

The MAX71020's CE code performs temperature compensation for the metrology when the EXT_TEMP bit in the CECONFIG register is 0 (default setting). In the internal temperature compensation mode, the CE controls the GAIN_ADJ0, GAIN_ADJ1, and GAIN_ADJ2 registers based on the temperature T found in the STEMP register and on the coefficients describing the expected behavior of VREF over temperature (in registers PPMC and PPMC2, and available from the PPMCATE and PPMC2ATE locations loaded from the OTP memory after reset). The formula applied for the gain adjust settings is:

$$GAIN\_ADJ = 16385 + \frac{PPMC \cdot T}{2^{14}} + \frac{PPMC2 \cdot T^2}{2^{23}}$$

This operation mode compensates for the expected variations of VREF over temperature. In this operation mode, system factors still influence the meter's accuracy over temperature. These factors include the current sensors, their signal conditioning circuits, and the resistive dividers for voltage. If these system factors can be characterized, the resulting behavior of the system over temperature can be compensated with new values for PPM and PPMC2 that are a combination of the VREF characteristics (as stored in PPMCATE and PPMCATE2) and the sensor temperature characteristics. If a linear and quadratic compensation is sufficient, the host can load the new compensation values into the PPMC and PPMC2 registers and have the CE code operate in internal temperature compensation mode.

Note: If the host does not set up PPMC and PPMC2, it can void the accuracy of the MAX71020. The minimum setup is to copy PPMCATE to PPMC and PPMC2ATE to PPMC2. This sets up the standard digital temperature compensation for VREF.

If compensation with cubic and higher coefficients is required, the calculation of the necessary GAIN_ADJ values should be implemented in the host. In this case, the host should set the EXT_TEMP bit in the CECONFIG register to 1 and control the GAIN_ADJ registers directly. It is possible to apply individual compensation schemes for the voltage (GAIN_ADJ0) and current (GAIN_ADJ1, GAINADJ2) channels.

Crystal Oscillator

The oscillator drives an AT cut microprocessor crystal at a frequency of 9.8304MHz. Board layouts with minimum capacitance from XIN to XOUT require less current. Good layouts have XIN and XOUT shielded from each other and from digital signals.

Since the oscillator is self-biasing, an external resistor must not be connected across the crystal.

Meter Calibration

Once the MAX71020 energy meter device has been installed in a meter system, it must be calibrated. A complete calibration includes the following:

- Establishment of the reference temperature (e.g., typically 22°C).
- Calibration of the metrology section, i.e., calibration for tolerances of the current sensors, voltage-dividers, and signal conditioning components as well as of the internal reference voltage (VREF) at the reference temperature (e.g., typically 22°C).

The metrology section can be calibrated using the gain and phase adjustment factors accessible to the CE. The gain adjustment is used to compensate for tolerances of components used for signal conditioning, especially the resistive components. Phase adjustment is provided to compensate for phase shifts introduced by the current sensors or by the effects of reactive power supplies.

The MAX71020 supports common industry-standard calibration techniques, such as single-point (energy-only) and multipoint (energy, V_{RMS}, I_{RMS}).

The load engine seeds some CE and hardware control registers with default values required for proper operation of the CE code, but not the calibration registers (CAL_IA, CAL_VA, etc., and PHADJ_A and PHADJ_B) and a variety of other registers that need to change dynamically. The default values shown in Table 7 apply to ideal sensors and an ideal trim value of VREF. Calibration yields non-default values for the calibration registers. Storage of the calibration registers should be implemented in the host, and on power-up or after reset, the host must write the stored values into the calibration registers of the MAX71020. If the meter constant or any other of the parameters listed in Table 7 had been changed from default, the host must also update these values on power-up and after reset.

Table 7 lists in the column LOADED BY the source that is used to seed the value. Host means that the host controller is responsible for loading the value into the CE RAM upon reset or power-up. The host must ensure that the registers labeled “Host” are maintained, preserved, and checked whenever the MAX71020 reports a reset or supply power event in its M_STAT register. LE means that the Load Engine provides the data for the register. The registers labeled R in the R/W column need not be seeded with values (— in LOADED BY column).

Host Controller Interface

Register Map

Table 7. Register Map

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE	DESCRIPTION	LOADED BY
CAL_I0	0x010	R/W	0x0000 4000	Calibration coefficient for current channel A. Default = unity gain	Host
CAL_V0	0x011	R/W	0x0000 4000	Calibration coefficient for voltage channel A.	Host
PHADJ_0	0x012	R/W	0x0000 0000	Phase adjust coefficient for channel A. Default = no phase adjust.	Host
CAL_I1	0x013	R/W	0x0000 4000	Calibration coefficient for current channel B.	Host
CAL_V1	0x014	R/W	0x0000 4000	Calibration coefficient for voltage channel B.	Host
PHADJ_1	0x015	R/W	0x0000 0000	Phase adjust coefficient for channel B.	Host
DEGSCALE	0x01A	R/W	0x0000 6A8F	Internal constant	LE

Table 7. Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE	DESCRIPTION	LOADED BY
PPMC	0x01B	R/W	0x0000 0000	Linear coefficient for temperature compensation. A default coefficient can be established by copying PPMCATE into PPMC.	Host
PPMC2	0x01C	R/W	0x0000 0000	Quadratic coefficient for temperature compensation. A default coefficient can be obtained by copying PPMC2ATE into PPMC2.	Host
PPMCATE	0x01D	R/W	Varies	Linear coefficient for temperature compensation from ATE	LE
PPMC2ATE	0x01E	R/W	Varies	Quadratic coefficient for temperature compensation from ATE	LE
CECONFIG	0x020	R/W	0x0030 3301	Configuration register for CE operation	Host

BIT	NAME	DESCRIPTION
0	PULSE_SLOW	Reduces pulse output rate by a factor of 64. Must not be used with PULSE_FAST.
1	PULSE_FAST	Increases pulse output rate by a factor of 16. Must not be used with PULSE_SLOW.
7:2	Reserved	
19:8	SAG_CNT	Number of consecutive samples below SAG_THR before sag event is declared.
20	SAG_INT	Enables sag detect output on YPULSE
21	EDGE_INT	Enables zero-crossing output on XPULSE
22	EXT_TEMP	External control of GAIN_ ADJn if set
23	PULSE_SELECT	Selector for Wh and VARh pulse generators (0 = phase A, 1 = phase B)
24	CREEP	1 if meter is in creep mode

WRATE	0x021	R/W	0x0000 441E	Sets the meter constant for pulse outputs. See the *Pulse Generation* section.	Host
KVAR	0x022	R/W	0x0000 192C	Internal scaling factor for VARh measurements.	LE
SUM_PRE	0x023	R/W	0x0000 09D8	= 2520. For information only. This location is not used by the code.	Host
SAG_THR	0x024	R/W	0x016D 2490	Voltage threshold for sag warnings. See the *CE Status and Control* section	Host
QUANT_V0	0x025	R/W	0x0000 0000	Truncation/noise compensation for voltage in phase A	Host

Table 7. Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE	DESCRIPTION	LOADED BY
QUANT_I0	0x026	R/W	0x0000 0000	Truncation/noise compensation for current in phase A	Host
QUANT_0	0x027	R/W	0x0000 0000	Truncation/noise compensation for real power in phase A	Host
QUANT_VAR0	0x028	R/W	0x0000 0000	Truncation/noise compensation for reactive power in phase A	Host
QUANT_V0	0x029	R/W	0x0000 0000	Truncation/noise compensation for voltage in phase B	Host
QUANT_I0	0x02A	R/W	0x0000 0000	Truncation/noise compensation for current in phase B	Host
QUANT_0	0x02B	R/W	0x0000 0000	Truncation/noise compensation for real power in phase B	Host
QUANT_VAR0	0x02C	R/W	0x0000 0000	Truncation/noise compensation for reactive power in phase B	Host
TEMP22	0x03C	R/W	0x0000 024D	Temperature reading at 22°C. Used to calculate temperature deviation from 22°C	Host
GAINADJ_0	0x040	R/W	0x0000 4000	Adjusts the amplitude for voltage inputs VA and VB for temperature compensation. Default = unity gain.	Host
GAINADJ_1	0x041	R/W	0x0000 4000	Adjusts the amplitude for current input IA. Default = unity gain.	Host
GAINADJ_2	0x042	R/W	0x0000 4000	Adjusts the amplitude for current input IB. Default = unity gain.	Host
APULSEW	0x044	R	—		—
WPULSE_CTR	0x045	R	—	Pulse counter for Wh (real power)	—
WPULSE_FRAC	0x046	R	—	Pulse generator numerator for Wh (real power)	—
WSUM_ACCUM	0x047	R	—	Pulse generator rollover accumulator for Wh (real power)	—
AVPULSER	0x048	R	—		—
VPULSE_CTR	0x049	R	—	Pulse counter for Wh (real power)	—
VPULSE_FRAC	0x04A	R	—	Pulse generator numerator for Wh (real power)	—
VSUM_ACCUM	0x04B	R	—	Pulse generator rollover accumulator for Wh (real power)	—
	0x04C…0x07F		—	Used by CE for internal variables	—
CESTATUS	0x080	R	—	Status of the Compute Engine **BIT** — **DESCRIPTION** 0 — Sag status for voltage phase A. Automatically clears when the voltage rises above SAG_THR. 1 — Sag status for voltage phase B. Automatically clears when the voltage rises above SAG_THR. 2 — 3 — Square wave at exact line frequency 31:4 —	—
TEMP_X	0x081	R	—	Temperature deviation from TEMP22	—
FREQ_X	0x082	R	—	Fundamental line frequency in units of (2520.6×2^{-32}) Hz	—
MAINEDGE_X	0x083	R	—	Number of voltage zero crossings of either direction during the previous accumulation interval	—

Table 7. Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE	DESCRIPTION	LOADED BY
WSUM_X	0x084	R	—	Signed sum of real energy (Wh) from both wattmeter elements for the previous accumulation interval	—
W0SUM_X	0x085	R	—	Signed sum of real energy (Wh) from wattmeter element A	—
W1SUM_X	0x086	R	—	Signed sum of real energy (Wh) from wattmeter element B	—
VARSUM_X	0x088	R	—	Signed sum of reactive energy (VARh) from both wattmeter elements for the previous accumulation interval	—
VAR0SUM_X	0x089	R	—	Signed sum of reactive energy (VARh) from wattmeter element A	—
VAR1SUM_X	0x08A	R	—	Signed sum of reactive energy (VARh) from wattmeter element B	—
I0SQSUM_X	0x08C	R	—	Sum of squared samples from current sensor in phase A	—
I1SQSUM_X	0x08D	R	—	Sum of squared samples from current sensor in phase B	—
V0SQSUM_X	0x090	R	—	Sum of squared samples from voltage sensor in phase A	—
V1SQSUM_X	0x091	R	—	Sum of squared samples from voltage sensor in phase B	—
I0SQRES_X	0x096	R	—	Residual current from current sensor in phase A	—
I1SQRES_X	0x097	R	—	Residual current from current sensor in phase A	—
I0_RAW	0x100	R	—	Most recent result of ADC conversion for current phase A	—
V0_RAW	0x101	R	—	Most recent result of ADC conversion for voltage phase A	—
I1_RAW	0x102	R	—	Most recent result of ADC conversion for current phase B	—
V1_RAW	0x103	R	—	Most recent result of ADC conversion for voltage phase A	—

Table 8. Hardware Control Register Map

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE*	DESCRIPTION			
DEVICEID	0x301	R	0x0000 1100	Contains identifying information for the device. Loaded by the LE.			
				BIT	**NAME**	**DESCRIPTION**	
				7:0	Reserved	—	
				15:8	VERSION	Version index. Currently, 0x12 is defined as die type A0B.	
				31:16	CHIP_ID	Family tag and feature tag of the device, currently 0x1001.	
						FAMILY/FEATURE TAG	**CE CODE**
						1000	Blank OTP
						1001	2520 code
						1002	5k code
STEMP	0x30A	R	—	Result of the temperature measurement. Only bits 26:16 are significant; all other bits return zero.			
VSENSE	0x30B	R	—	Result of the device $V_{V3P3SYS}$ measurement. Only bits 23:16 are significant; all other bits return zero.			

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

Table 8. Hardware Control Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE*	DESCRIPTION		
IOCFG	0x30C	R/W	0x0000 0F00	Contains the characteristics of the four digital I/O pins.		
				BIT	**NAME**	**DESCRIPTION**
				0	DI0	Reflects logic state on DIO0
				1	DI1	Reflects logic state on DIO1
				2	DI2	Reflects logic state on DIO2
				3	DI3	Reflects logic state on DIO3
				7:4	Reserved	—
				8	D_OD0	Configures DIO0 as open drain if configured as output
				9	D_OD1	Configures DIO1 as open drain if configured as output
				10	D_OD2	Configures DIO2 as open drain if configured as output
				11	D_OD3	Configures DIO3 as open drain if configured as output
				15:12	Reserved	—
				17:16	DO	Configures DIO0. 00: High-Z 01: WPULSE 10: Logic 1 11: Logic 0
				19:18	D1	Configures DIO1. 00: High-Z 01: VPULSE 10: Logic 1 11: Logic 0
				21:20	D2	Configures DIO2. 00: High-Z 01: XPULSE 10: XFER_BUSY 11: Logic 0
				23:22	D3	Configures DIO3. 00: High-Z 01: YPULSE 10: CE_BUSY 11: Logic
				31:24	Reserved	—
METER_CFG	0x30D	R/W	0xFF00 0080	Configures hardware aspects of the AFE.		
				BIT	**NAME**	**DESCRIPTION**
				14:0	Reserved	—
				15	PLS_INV	Force meter pulses to be positive-going rather than negative-going
				23:16	Reserved	—
				31:24	PLS_MAXWID	Determines the maximum width of a meter pulse

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

Table 8. Hardware Control Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE*	DESCRIPTION		
INT_CFG	0x30F	R/W	0x0000 8000	Interrupt configuration register: configure the behavior of the INTZ pin.		
				BIT	**NAME**	**DESCRIPTION**
				0	IE_WPULSE	Enables an interrupt to occur on the leading edge of WPULSE
				1	IE_VPULSE	Enables an interrupt to occur on the leading edge of VPULSE
				2	IE_YPULSE	Enables an interrupt to occur on the leading edge of YPULSE
				3	IE_XPULSE	Enables an interrupt to occur on the leading edge of XPULSE
				4	IE_XDATA	Enables an interrupt to occur at the conclusion of the accumulation interval, indicating that fresh data is available
				5	IE_CEBUSY	Enables an interrupt to occur when the CE cycles is complete
				6	Reserved	—
				7	IE_VSTAT	Enables an interrupt to occur when the VSYS status changes
				11:8	INT_POL	Interrupt polarity for the PULSE edges. The default polarity is falling edge. INT_POL[3]=1: Interrupt on rising edge of YPULSE INT_POL[2]=1: Interrupt on rising edge of XPULSE INT_POL[1]=1: Interrupt on rising edge of VPULSE INT_POL[0]=1: Interrupt on rising edge of WPULSE
				14:12	Reserved	—
				15	D_ODINTZ	Enable open-drain on the INTZ output. By default, the pin is configured as a CMOS totem-pole output.
				31:16	Reserved	—

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

Table 8. Hardware Control Register Map (continued)

<table>
<tr><th>NAME</th><th>BYTE ADDRESS</th><th>R/W</th><th>DEFAULT VALUE*</th><th colspan="3">DESCRIPTION</th></tr>
<tr><td rowspan="19">M_STAT</td><td rowspan="19">0x310</td><td rowspan="19">R</td><td rowspan="19">0x0100 0100</td><td colspan="3">Reflects the status of several asynchronous events in the AFE. Bits are automatically cleared after the host controller reads M_STAT.</td></tr>
<tr><td>BIT</td><td>NAME</td><td>DESCRIPTION</td></tr>
<tr><td>0</td><td>F_WPULSE</td><td>Set on start of WPULSE</td></tr>
<tr><td>1</td><td>F_VPULSE</td><td>Set on start of VPULSE</td></tr>
<tr><td>2</td><td>F_XPULSE</td><td>Set on start of XPULSE</td></tr>
<tr><td>3</td><td>F_YPULSE</td><td>Set on start of YPULSE</td></tr>
<tr><td>4</td><td>F_XDATA</td><td>Set when data available</td></tr>
<tr><td>5</td><td>F_CEBUSY</td><td>Set at end of CE code pass</td></tr>
<tr><td>6</td><td>Reserved</td><td>—</td></tr>
<tr><td>7</td><td>F_VSTAT</td><td>Set when VSYS status changes</td></tr>
<tr><td>8</td><td>F_RESET</td><td>Set following AFE reset</td></tr>
<tr><td>15:9</td><td>Reserved</td><td>—</td></tr>
<tr><td>16</td><td>F_WPULSE</td><td>Copy of bit 0</td></tr>
<tr><td>17</td><td>F_VPULSE</td><td>Copy of bit 1</td></tr>
<tr><td>18</td><td>F_XPULSE</td><td>Copy of bit 2</td></tr>
<tr><td>19</td><td>F_YPULSE</td><td>Copy of bit 3</td></tr>
<tr><td>20</td><td>F_XDATA</td><td>Copy of bit 4</td></tr>
<tr><td>21</td><td>F_CEBUSY</td><td>Copy of bit 5</td></tr>
<tr><td>23:22</td><td>Reserved</td><td>—</td></tr>
<tr><td>24</td><td>F_RESET</td><td>Copy of bit 8</td></tr>
<tr><td>31:25</td><td>Reserved</td><td>—</td></tr>
<tr><td rowspan="19">M_STAT_B</td><td rowspan="19">0x311</td><td rowspan="19">R</td><td rowspan="19">0x0000 0000</td><td colspan="3">Backup of M_STAT – updated when M_STAT is read. If M_STAT_B is different from M_STAT, it signals to the host that something has changed (status change detect).</td></tr>
<tr><td>BIT</td><td>NAME</td><td>DESCRIPTION</td></tr>
<tr><td>0</td><td>FB_WPULSE</td><td>Set on start of WPULSE</td></tr>
<tr><td>1</td><td>FB_VPULSE</td><td>Set on start of VPULSE</td></tr>
<tr><td>2</td><td>FB_XPULSE</td><td>Set on start of XPULSE</td></tr>
<tr><td>3</td><td>FB_YPULSE</td><td>Set on start of YPULSE</td></tr>
<tr><td>4</td><td>FB_XDATA</td><td>Set when data available</td></tr>
<tr><td>5</td><td>FB_CEBUSY</td><td>Set at end of CE code pass</td></tr>
<tr><td>7:6</td><td>Reserved</td><td>—</td></tr>
<tr><td>8</td><td>FB_RESET</td><td>Set following AFE reset</td></tr>
<tr><td>15:9</td><td>Reserved</td><td>—</td></tr>
<tr><td>16</td><td>FB_WPULSE</td><td>Copy of bit 0</td></tr>
<tr><td>17</td><td>FB_VPULSE</td><td>Copy of bit 1</td></tr>
<tr><td>18</td><td>FB_XPULSE</td><td>Copy of bit 2</td></tr>
<tr><td>19</td><td>FB_YPULSE</td><td>Copy of bit 3</td></tr>
<tr><td>20</td><td>FB_XDATA</td><td>Copy of bit 4</td></tr>
<tr><td>21</td><td>FB_CEBUSY</td><td>Copy of bit 5</td></tr>
<tr><td>23:22</td><td>Reserved</td><td>—</td></tr>
<tr><td>24</td><td>FB_RESET</td><td>Copy of bit 8</td></tr>
<tr><td>31:25</td><td>Reserved</td><td>—</td></tr>
</table>

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

Table 8. Hardware Control Register Map (continued)

NAME	BYTE ADDRESS	R/W	DEFAULT VALUE*	DESCRIPTION
VSTAT	0x312	R	—	AFE Supply Voltage Status. Bits 1:0 reflect system power status: 00: System power-OK: V_{V3P3A} > 3.0V 01: System power-low: 2.8V < V_{V3P3A} < 3.0V 11: System power-fail: V_{V3P3A} < 2.8V
RESET	0x322	WO	—	Write 0x8100 0000 to this register to reset the AFE.
TEMP_CNF	0x323	R/W	0x0000 0000	Configures aspects of the temperature measurement subsystem. Loaded by the LE.
				BIT / **NAME** / **DESCRIPTION**
				1:0 / Reserved / —
				3:2 / TEMP_PER / Sets the period between temperature measurements. 01: Measure every accumulation cycle 10: Continuous measurement Other values disable automatic updates.
				4 / TEMP_SYS / When set, $V_{V3P3SYS}$ is measured at every temperature measurement cycle
				31:5 / Reserved / —
TEMP_START	0x324	R/W	0x0000 0000	Write 0x8000 0000 to start a temperature conversion cycle. When conversion is complete, the AFE clears bit 31 and returns the register to zero.
SPI_SAFE	0x325	R/W	0x0000 0000	Write 0x8000 0000 to this word to lock the SPI port. When the SPI port is locked, no read or write operations are possible except to the SPI_SAFE register. Clearing this register to zero disables the SPI lock and restores normal operation.
METER_EN	0x326	R/W	0x0000 0000	Enables aspects of the AFE.
				BIT / **NAME** / **DESCRIPTION**
				0 / ADC_E / Enable ADC and VREF buffer. Must be set by host following initialization.
				1 / CE_E / Enable CE. Must be set by host following initialization.
				31:2 / Reserved / —

**Default values given for standard CE code (2520 sample frequency, gain = 9).*

CE Interface Description

The CE reads the ADC and stores its results in the 1KB block at 0x000. Since all CE operations are 32 bits wide, the CE data memory occupies the first 256 32-bit locations, from 0x000 to 0x0FF.

Note: The CE interface described in the data sheet is a description of the released CE code. Contact your representative or Maxim Integrated technical support for the latest information on alternate CE codes.

CE Data Format

All CE words are 4 bytes. Unless specified otherwise, they are in 32-bit two's complement format (-1 = 0xFFFFFFFF). Calibration parameters are copied to CE data memory by the host controller before enabling the CE. Internal variables are used in internal CE calculations. Input variables allow the MPU to control the behavior of the CE code.

Table 9. CE EQU Equations and Element Input Mapping

EQU	WATT AND VAR FORMULA (WSUM/VARSUM)	INPUTS USED FOR ENERGY/CURRENT CALCULATION			
		W0SUM/ VAR0SUM	W1SUM/ VAR1SUM	I0SQ SUM	I1SQ SUM
0	VA IA – 1 element, 2W 1ϕ	VA x IA	VA x IB	IA	—
1*	VA x (IA-IB)/2 – 1 element, 3W 1ϕ	VA x (IA-IB)/2	—	IA-IB	IB
2*	VA x IA + VB x IB– 2 element, 3W 1ϕ	VA x IA	VB x IB	IA	IB

**Not supported by standard CE codes.*

Table 10. CE Raw Data Access Locations

PIN	REGISTER
IA	0x100
VA	0x101
IB	0x102
VB	0x103

Constants

Constants used in the CE Data Memory tables are:

- f_0 is the fundamental frequency of the mains phases.
- I_{MAX} is the external RMS current corresponding to the maximum allowed voltage on the current inputs. For the IB input, this is 250mV peak (176.8mV_{RMS}). In the MAX71020, IA normally has a preamplifier enabled on the IA inputs, so I_{MAX} needs to be adjusted to 27.78mV peak (19.64mV_{RMS}) for the IAP-IAN inputs. For a 250µΩ shunt resistor, I_{MAX} becomes 78A (19.64mV_{RMS}/250µΩ = 78.57A) for IA, and 707A (176.8mV_{RMS}/250µΩ = 707.2A_{RMS}) for IB.
- V_{MAX} is the external RMS voltage corresponding to 250mV peak at the VA and VB inputs.
- N_{ACC}, the accumulation count for energy measurements (typically 2520).
- The duration of the accumulation interval for energy measurements is N_{ACC}/F_S = 2520/2,520.6 ≈ 1s.
- X is a gain constant of the pulse generators. Its value is determined by PULSE_FAST and PULSE_SLOW.
- Voltage LSB (for sag threshold) = V_{MAX} x 7.879810 - 9V.

The system constants I_{MAX} and V_{MAX} are used by the host controller to convert internal digital quantities (as used by the CE) to external, real-world metering quantities. Their values are determined by the scaling of the voltage and current sensors used in an actual meter. The LSB values used in this document relate digital quantities at the CE or MPU interface to external meter input quantities. For example, if a SAG threshold of 80V_{RMS} is desired at the meter input, the digital value that should be programmed into SAG_THR (register 0x024) would be 80V_{RMS} x SQRT(2)/SAG_THR_{LSB}, where SAG_THR_{LSB} is the LSB value in the description of SAG_THR (see Table 12).

Environment

Default settings are assumed to be V_{MAX} = 600V, I_{MAX} = 707A, and kH = 1.

CE Calculations

In Table 9, the Load Engine selects the desired equation by writing to the METER_CFG register.

CE Front-End Data (Raw Data)

Access to the raw data provided by the AFE is possible by reading registers 0x100–0x003 as shown in Table 10.

CE Status and Control

The CE Status Word, CESTATUS, is useful for generating early warnings to the host controller (Table 7). It contains sag warnings for phase A and B, as well as F0, the derived clock operating at the line frequency. The host controller can read the CE status word at every CE_BUSY interrupt.

CESTATUS provides information about the status of voltage and input AC signal frequency, which are useful for generating an early power-fail warning to initiate necessary data storage. CESTATUS represents the status flags for the preceding CE code pass (CE_BUSY interrupt). The significance of the bits in CESTATUS is shown in Table 7. The CE is initialized by the host controller using CECONFIG (Table 7). This register contains the SAG_CNT, PULSE_SLOW, and PULSE_FAST fields. The CECONFIG bit definitions are given in Table 7. When the SAG_INT bit (register 0x020[20]) is set to 1, a sag event generates

Table 11. CESTATUS Register

CE ADDRESS	NAME	DESCRIPTION
0x80	CESTATUS	See the description of CESTATUS bits in Table 7

Table 12. Sag Threshold and Gain Adjust Control

CE ADDRESS	NAME	DEFAULT	DESCRIPTION
0x24	SAG_THR	2.39 x 10^7	The voltage threshold for sag warnings. The default value is equivalent to 113Vpk or $80V_{RMS}$ if $V_{MAX} = 600V_{RMS}$. üüü $= \frac{V_{RMS} \times \sqrt{2}}{V_{MAX} \times 7.8798 \times 10^{-9}}$
0x40	GAIN_ADJ0	16384	This register scales the voltage measurement channels VA and VB. The default value of 16384 is equivalent to unity gain (1.000).
0x41	GAIN_ADJ1	16384	This register scales the IA current channel for Phase A. The default value of 16384 is equivalent to unity gain (1.000).
0x42	GAIN_ADJ2	16384	This register scales the IB current channel for Phase B. The default value of 16384 is equivalent to unity gain (1.000).

Table 13. CE Transfer Variables

CE ADDRESS	NAME	DESCRIPTION
0x84	WSUM_X	The signed sum: W0SUM_X + W1SUM_X. Not used for EQU[2:0] = 0 (register 0x30D[14:12]) and EQU[2:0] = 1.
0x85	W0SUM_X	The sum of Wh samples from each wattmeter element. $LSB_W = 6.08040 \times 10^{-13} \times V_{MAX} \times I_{MAX}$ Wh
0x86	W1SUM_X	
0x88	VARSUM_X	The signed sum: VAR0SUM_X + VAR1SUM_X. Not used for EQU[2:0] = 0 and EQU[2:0] = 1.
0x89	VAR0SUM_X	The sum of VARh samples from each wattmeter element. $LSB_W = 6.08040 \times 10^{-13} \times V_{MAX} \times I_{MAX}$ VARh
0x8A	VAR1SUM_X	

a transition on the YPULSE output. The CE controls the pulse rate based on WSUM_X (register 0x084) and VARSUM_X (register 0x088).

CE Transfer Variables

When the host controller receives the INTZ interrupt, it knows that fresh data is available in the transfer variables. They remain constant throughout each accumulation interval. In this data sheet, the names of CE transfer variables always end with "_X". The transfer variables can be categorized as:

- Fundamental energy measurement variables
- Instantaneous (RMS) values
- Other measurement parameters

Fundamental Energy Measurement Variables

Table 13 describes each transfer variable for fundamental energy measurement. All variables are signed 32-bit integers. Accumulated variables such as WSUM are internally scaled so that internal values are no more than 50% of the full-scale range when the integration time is

one second. Additionally, the hardware does not permit output values to fold back upon overflow.

WSUM_X (register 0x084) and VARSUM_X (register 0x088) are the signed sum of Phase-A and Phase-B Wh or VARh values according to the metering equation implemented by the CE code. WxSUM_X (x = 0 or 1, registers 0x085 and 0x086) is the watt-hour value accumulated for phase x in the last accumulation interval and can be computed based on the specified LSB value.

Instantaneous Energy Measurement Variables

I_SQSUM_X and V_SQSUM (see Table 14) are the sum of the squared current and voltage samples acquired during the last accumulation interval.

The RMS values can be computed by the host controller from the squared current and voltage samples as follows:

$$I_{RMS} = \sqrt{\frac{\text{üüüüüüüüüü} \times}{N_{ACC}}}$$

Other

$$V_{RMS} = \sqrt{\frac{\text{üüüüüüüüüü} \times}{N_{ACC}}}$$

Other transfer variables include those available for frequency and those reflecting the count of the zero-crossings of the mains voltage. These transfer variables are listed in Table 15.

MAINEDGE_X (register 0x083) reflects the number of half-cycles accounted for in the last accumulated interval for the voltage signal. MAINEDGE_X is useful for implementing a real-time clock based on the input AC signal.

Pulse Generation

Table 16 describes the CE pulse generation parameters. The combination of the CECONFIG:PULSE_SLOW and CECONFIG:PULSE_FAST bits (register 0x020[0:1]) controls the speed of the pulse generator. The default zero values of these configuration bits maintain the original pulse rate given by the Kh equation, described below.

WRATE (register 0x021) controls the number of pulses that are generated per measured Wh and VARh. The lower WRATE is, the slower the pulse rate for the measured energy quantity; or conversely, the greater the measured energy per pulse. By default, the pulse generators take their input from the W0SUM_X (register 0x085) and VAR0SUM_X (register 0x089) result registers.

Table 14. CE Energy Measurement Variables

CE ADDRESS	NAME	DESCRIPTION	CONFIGURATION
0x8C	I0SQSUM_X	The sum of squared current samples from each element. LSB_I = 6.08040 x 10^{-13} $IMAX^2$ A^2h When EQU = 1, I0SQSUM_X is based on IA and IB.	Figure 8
0x8D	I1SQSUM_X		
0x90	V0SQSUM_X	The sum of squared voltage samples from each element. LSB_V= 6.08040 x 10^{-13} $VMAX^2$ V^2h	
0x91†	V1SQSUM_X		

Table 15. Other Transfer Variables

CE ADDRESS	NAME	DESCRIPTION
0x82	FREQ_X	Fundamental frequency: $LSB = \frac{2520.6Hz}{2^{32}} \approx 0.509 \times 10^{-6}$
0x83	MAINEDGE_X	The number of edge crossings of the selected voltage in the previous accumulation interval. Edge crossings are either direction and are debounced.

The meter constant Kh is derived from WRATE and represents the amount of energy measured for each pulse. If Kh = 1Wh/pulse and 120V and 30A is applied in-phase to the meter, the meter will produce one pulse per second (120V and 30A results in a load of 3600W, or put another way, energy consumption of one watt-hour per second). If the load is 240V at 150A, 10 pulses per second are generated. To compute the WRATE value, see Table 16.

The maximum pulse rate is 7.56kHz.

See the *VPULSE and WPULSE* section for details on how to adjust the timing of the output pulses. The maximum time jitter is 1/6 of the multiplexer cycle period (nominally 67µs) and is independent of the number of pulses measured. Thus, if the pulse generator is monitored for one second, the peak jitter is 67ppm. After 10s, the peak jitter is 6.7ppm. The average jitter is always zero. If it is attempted to drive either pulse generator faster than its maximum rate, it simply outputs at its maximum rate without exhibiting any rollover characteristics. The actual pulse rate, using WSUM as an example, is:

$$RATE = \frac{WRATE \times WSUM \times f_S \times X}{2^{46}} Hz$$

where f_S = sampling frequency (2520.6Hz), X = pulse speed factor derived from the CE variables PULSE_SLOW (register 0x020[0]) and PULSE_FAST (register 0x020[1]).

Other CE Parameters

Table 17 shows the CE parameters used for suppression of noise due to scaling and truncation effects.

CE Calibration Parameters

Table 18 lists the parameters that are typically entered to effect calibration of meter accuracy.

CE Flow Diagrams

Figure 10 to Figure 12 show the data flow through the CE in simplified form. Functions not shown include delay compensation, sag detection, scaling, and the processing of meter equations.

Table 16. CE Pulse Generation Parameters

CE ADDRESS	NAME	DEFAULT	DESCRIPTION
0x21	WRATE	547	$Kh = \frac{K \times V_{MAX} \times I_{MAX}}{üüüüüüüü \quad \times \quad \times} Wh/pulse$ where: K = 42.7868 The default value yields 1.0 Wh/pulse for V_{MAX} = 600V and I_{MAX} = 208A. The maximum value for WRATE is 32,768 (2^{15}).
0x22	KVAR	6444	Scale factor for VAR measurement
0x45	WPULSE_CTR	0	WPULSE counter
0x46	WPULSE_FRAC	0	Unsigned numerator, containing a fraction of a pulse. The value in this register always counts up towards the next pulse.
0x47	WSUM_ACCUM	0	Rollover accumulator for WPULSE
0x49	VPULSE_CTR	0	VPULSE counter
0x4A	VPULSE_FRAC	0	Unsigned numerator, containing a fraction of a pulse. The value in this register always counts up towards the next pulse.
0x4B	VSUM_ACCUM	0	Rollover accumulator for VPULSE

Table 17. CE Parameters for Noise Suppression and Code Version

CE ADDRESS	NAME	DEFAULT	DESCRIPTION
0x25	QUANT_VA	0	Compensation factors for truncation and noise in voltage, current, real energy, and reactive energy for phase A.
0x26	QUANT_IA	0	
0x27	QUANT_A	0	
0x28	QUANT_VARA	0	
0x29	QUANT_VB	0	Compensation factors for truncation and noise in voltage, current, real energy, and reactive energy for phase B.
0x2A	QUANT_IB	0	
0x2B	QUANT_B	0	
0x2C	QUANT_VARB	0	
$QUANT\_Ix\_LSB = 3.28866 \times 10^{-13} \times I_{MAX}{}^2 (Amps^2)$ $QUANT\_Wx\_LSB = 6.73518 \times 10^{-10} \times V_{MAX} \times I_{MAX} (Watts)$ $QUANT\_VARx\_LSB = 6.73518 \times 10^{-10} \times V_{MAX} \times I_{MAX} (Vars)$			

Table 18. CE Calibration Parameters

CE ADDRESS	NAME	DEFAULT	DESCRIPTION
0x10	CAL_IA	16384	These constants control the gain of their respective channels. The nominal value for each parameter is 2^{14} = 16384. The gain of each channel is directly proportional to its CAL parameter. Thus, if the gain of a channel is 1% slow, CAL should be increased by 1%.
0x11	CAL_VA	16384	
0x13	CAL_IB	16384	
0x14	CAL_VB	16384	
0x12	PHADJ_A	0	These constants control the CT phase compensation. Compensation does not occur when PHADJ_X = 0. As PHADJ_X is increased, more compensation (lag) is introduced. The range is ±215 – 1. If it is desired to delay the current by the angle Φ, the equations are: $PHADJ\_X = 2^{20} \frac{0.02229 \times TAN\Phi}{0.1487 - 0.0131 \times TAN\Phi}$ at 60Hz $PHADJ\_X = 2^{20} \frac{0.0155 \times TAN\Phi}{0.1241 - 0.009695 \times TAN\Phi}$ at 50Hz
0x15	PHADJ_B	0	



Figure 10. CE Data Flow (Multiplexer and ADC)



Figure 11. CE Data Flow (Scaling, Gain Control, Intermediate Variables)



Figure 12. CE Data Flow (Squaring and Summation Stages)

Ordering Information

PART	ACCURACY (%)	PIN-PACKAGE
MAX71020AEUI+	0.5	28 TSSOP
MAX71020AEUI+R	0.5	28 TSSOP

Note: *All devices are specified over the -40°C to +105°C operating temperature range.*
+Denotes a lead(Pb)-free/RoHS-compliant package.
R = Tape and reel.

Package Information

For the latest package outline information and land patterns (footprints), go to **www.maximintegrated.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
28 TSSOP	U28+1	21-0066	90-0171

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/12	Initial release	—
1	1/13	Updated the *Electrical Characteristics* table, *Functional Diagram*, and Table 7; replaced the *Reset Sequence* section; added a *Mechanism* description to the *Metrology Temperature Compensation* section; added new Table 8; removed original Tables 11, 12, and 13; updated Figures 3, 5–12	All

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

© 2013 Maxim Integrated Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.