MAX32660
ERRATA SHEET

Revision A1 Errata

The errata listed below describe situations where components of this revision perform differently than expected or differently than described in the data sheet. Analog Devices may, at its own discretion, take future steps to correct these errata when the opportunity to redesign the product presents itself. Prior to that, Analog Devices has determined the following potential workarounds that customers may want to consider when addressing one of the situations described below.

This errata sheet only applies to components of this revision. These components are branded on the topside of the package with a six-digit code in the form yywwRR, where yy and ww are two-digit numbers representing the year and work week of manufacture, respectively, and RR is the revision of the component. To obtain an errata sheet on other die revisions, visit the Maxim website at www.maximintegrated.com/errata.

1) I²S IN SLAVE MODE CAN RECORD INCORRECT DATA IF A PARTIAL WORD IS RECEIVED DURING LEFT CHANNEL RECEPTION

Description:
While in slave mode, receipt of a partial/truncated word in the left data channel loads incorrect data into the I²S RX_FIFO.

Workaround:
1) Do not enable the I²S peripheral while the I²S master is transmitting.
2) Ensure that the I²S master begins all transmissions with a complete word.

2) I²S DOES NOT OPERATE AS EXPECTED IF SPIMSSn_DMA. tx_fifo_lvl IS SET TO 0b000

Description:
Transmit data may be corrupted if the I²S transmit FIFO is allowed to empty during a transaction.

Workaround:
The workaround for this erratum is incorporated in the relevant Analog Devices-supplied API. No user action is required when using the Analog Devices-supplied API.

In the case the user wants to implement their own API, the workaround is to set the SPIMSSn_DMA. tx_fifo_lvl to a value other than 0b000.

3) I²S PAUSE BIT MUST REMAIN SET A MINIMUM OF TWO LRCLK PERIODS

Description:
Software writes to the SPIMSSn_I2S_CTRL.i2s_pause bit require at least two LRCLK periods to be recognized.

Workaround:
Ensure software delays a minimum of two LRCLK periods between changes to SPIMSSn_I2S_CTRL. i2s_pause.
4) SPI MASTER DOES NOT OPERATE AS EXPECTED IF SPI TX_FIFO EMPTY FLAG IS USED

**Description:**
Transmit data may be corrupted if the TX_FIFO is allowed to empty during a transaction.

**Workaround:**
The workaround for this erratum is incorporated in the relevant Analog Devices-supplied API. No user action is required when using the Analog Devices-supplied API.

In the case the user wants to implement their own API, the workaround is to use the programmable TX_FIFO threshold interrupt instead of the TX_FIFO empty interrupt.

5) DISABLING THE I²C PERIPHERAL DURING A TRANSACTION ERRONEOUSLY SETS THE STOPI BIT

**Description:**
Disabling the I²C peripheral during a transaction erroneously sets I2Cn_INTFL0.stopi.

**Workaround:**
The workaround for this erratum is incorporated in the relevant Analog Devices-supplied API. No user action is required when using the Analog Devices-supplied API.

In the case the user wants to implement their own API, the I2Cn_INTFL0.stopi should always be cleared before enabling the I²C peripheral.

6) UART TX_FIFO DOES NOT GENERATE AN INTERRUPT IF EMPTY

**Description:**
UARTn_CTRL1.tx_fifo_lvlo = 0 does not cause an interrupt when the TX_FIFO becomes empty (ME11-162).

**Workaround:**
Set UARTn_CTRL1.tx_fifo_lvlo > 0 to cause an interrupt before the TX_FIFO becomes empty.

7) QSPI IN SLAVE MODE DOES NOT OPERATE CORRECTLY, SCK FALL TIME IS SLOW

**Description:**
SSEL must transition after SCK is already low. This is only an issue in designs with slow falling transitions on SCK (ME11-164).

**Workaround:**
Ensure the SPI master has sufficient drive capability to pull SCK low before SSEL goes low.

8) SOME GPIO DO NOT ISOLATE WHEN VDD = 0

**Description:**
The voltage on P0.[4–7, 9] must be equal to or less than VDD + 0.3V. (MBU424)

**Workaround:**
None.
## Revision History

<table>
<thead>
<tr>
<th>REVISION NUMBER</th>
<th>REVISION DATE</th>
<th>DESCRIPTION</th>
<th>PAGES CHANGED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>6/18</td>
<td>Initial release</td>
<td>—</td>
</tr>
<tr>
<td>1</td>
<td>2/19</td>
<td>Added errata 6–8</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>8/21</td>
<td>Added errata 9–11</td>
<td>3</td>
</tr>
<tr>
<td>3</td>
<td>3/22</td>
<td>Removed errata 8–11; added errata 8, 9</td>
<td>2, 3</td>
</tr>
<tr>
<td>4</td>
<td>4/22</td>
<td>Removed erratum 8</td>
<td>2</td>
</tr>
</tbody>
</table>