

## IO-Link Device Transceiver with Integrated Cortex-M0 and Analog Front End

**MAX22522**

### Product Highlights

- Enable Smallest Sensors and Actuators
  - Cortex-M0 with 64kB RAM and SWD
  - IO-Link State Machine
  - High Performance IO-Link Transceiver
  - High Speed Comparator
  - 6-bit DAC
  - Three 256-Tap 10kΩ Variable Resistors
  - 60kΩ 64-Tap Variable Resistor
  - 13-Bit ADC
  - 10 GPIOs Configurable as I<sup>2</sup>C, SPI, SWD
  - Integrated Temperature Sensor
  - Integrated Oscillator with PLL for IO-Link
- Highly Flexible and Configurable
  - 7V to 36V Supply
  - COM1, COM2, and COM3 Data Rates
  - Programmable 50mA to 250mA C/Q Current Limit Threshold
  - 5V and 1.8V Linear Regulators with Controller
  - WLP Package (4.42mm × 2.64mm)
- Robust 24V IO Interface
  - Reverse Polarity and Overvoltage Protection
  - Internal Monitoring Enables Enhanced Diagnostics
  - Fast Demag of 200mA/1.2H Inductive Loads
  - ±4kV IEC 61000-4-2 Contact ESD Protection
  - ±6kV IEC 61000-4-2 Air-Gap ESD Protection
  - ±1.2kV/500Ω Surge Protection on C/Q and V<sub>24</sub>

### General Description

The MAX22522 is a mixed signal IO-Link device transceiver incorporating an ARM® Cortex-M0 with an IO-Link data link state machine. This state machine autonomously manages all time critical tasks for IO-Link communication at the COM1, COM2, and COM3 data rates. The integrated state machine manages all IO-Link M-sequence types, as well as full ISDU transfers.

The MAX22522 integrates programmable analog components including a 13-bit ADC, an integrated comparator, and four programmable resistors, which allow the MAX22522 to be used for signal generation and conditioning for end-of-line calibration for sensors and actuators.


Low-noise 5V, 3.3V, and 1.8V linear regulators provide low-noise supplies for analog signal sensing. Optionally, an external NPN transistor may also be used to shunt regulator heat off-chip.

The 24V C/Q driver can be configured to operate in high-side (PNP), low-side (NPN), or push-pull (PP) modes. The C/Q current limit threshold is programmable from 50mA to 250mA.

An integrated comparator, a 6-bit DAC, a 13-bit ADC, and high-resolution variable resistors are included for signal conditioning for analog sensing circuitry.

The MAX22522 is available in a 60-bump WLP package (4.42mm × 2.64mm) and operates over the -40°C to +125°C temperature range.

### Simplified Functional Diagram



**Ordering Information** appears at end of data sheet.

**TABLE OF CONTENTS**

Product Highlights .....	1
General Description .....	1
Simplified Functional Diagram .....	1
Absolute Maximum Ratings .....	4
Package Information .....	4
Electrical Characteristics .....	5
Timing Diagrams .....	17
Typical Operating Characteristics .....	18
Pin Configurations .....	24
Pin Descriptions .....	24
Detailed Description .....	27
Power .....	27
Power-Up Sequencing .....	27
PV24 Protected Supply .....	27
V <sub>5</sub> Linear Regulator .....	27
V <sub>33</sub> Linear Regulator .....	28
V <sub>18</sub> Linear Regulator .....	28
24V Interface (V <sub>24</sub> , C/Q, IOLGND) .....	28
Variable Resistors (R1, R2) .....	28
Variable Resistors (R3, R4) .....	28
General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x) .....	29
GPIO Alternate Functions .....	29
High Speed Comparator and DAC (CMP, DAC) .....	30
Analog-to-Digital Converter (ADC) .....	30
Clock Control .....	31
Timers and System Watchdog .....	31
SysTick Timer .....	31
IO-Link Data Link Layer .....	31
SIO Mode .....	31
Wake-Up and Establish COM .....	31
Process Data Transfers .....	31
Process Data Output (PDOOut) .....	31
Process Data Input (PDIIn) .....	32
ISDU Transmission .....	32
LED1, LED2: Status and Diagnostic Indicators .....	32
Applications Information .....	33
Power Dissipation and Thermal Considerations .....	33

EMC Protection .....	33
Layout and Grounding .....	34
Ordering Information .....	34
Chip Information.....	34
Revision History .....	35

## Absolute Maximum Ratings

(All voltages referenced to GND unless otherwise noted.).....

V <sub>24</sub> (Continuous).....	–36V to +36V
V <sub>24</sub> (Peak, 100µs).....	–52V to +60V
PV24 (Continuous).....	–0.3V to +36V
PV24 (Peak, 100µs) MAX (–0.3V, V <sub>24</sub> – 52V) to MIN (+52V, V <sub>24</sub> + 52V)	
V <sub>24</sub> to PV24 .....	–48V to +48V
C/Q (Continuous) MAX (–36V, V <sub>24</sub> – 36V) to MIN (+36V, V <sub>24</sub> + 36V)	
C/Q (Peak, 100µs) MAX (–52V, V <sub>24</sub> – 60V) to MIN (+52V, V <sub>24</sub> + 60V)	
GND, AGND, DGND, IOLGND .....	–0.3V to +0.3V
V <sub>5LIN</sub> (Continuous) .....	MAX (–0.3V, V <sub>5BASE</sub> – 0.3V) to +36V
V <sub>5LIN</sub> (Peak, 100µs) .....	MAX (–0.3V, V <sub>5BASE</sub> – 0.3V) to +52V
V <sub>5ISNS</sub> .....	MAX (–0.3V, V <sub>5LIN</sub> – 2V) to +36V
V <sub>5BASE</sub> .....	–0.3V to MIN (+18V, V <sub>5LIN</sub> + 0.3V)
V <sub>5</sub> , V <sub>5A</sub> .....	–0.3V to +6V
V <sub>33</sub> .....	–0.3V to (V <sub>5</sub> + 0.3V)
V <sub>18LIN</sub> .....	MAX (–0.3V, V <sub>18</sub> – 0.3V) to +6V
V <sub>18</sub> .....	–0.3V to +2V
V <sub>L1</sub> , V <sub>L2</sub> .....	–0.3V to +6V

RESET/POK .....	–0.3V to +6V
ORES .....	–0.3V to (V <sub>18</sub> + 0.3V)
R1A, R1B, R1W, R2A, R2B, R2W, R3A, R4A ( <a href="#">Note 1</a> ) ..	–0.3V to (V <sub>5A</sub> + 0.3V)
CMPO .....	–0.3V to (V <sub>5</sub> + 0.3V)
CIP, CIN, DACY .....	–0.3V to (V <sub>5A</sub> + 0.3V)
ADP, ADN .....	–0.3V to (V <sub>18</sub> + 0.3V)
LED1, LED2 .....	–0.3V to +6V
GPIO1_x .....	–0.3V to (V <sub>L1</sub> + 0.3V)
GPIO2_x .....	–0.3V to (V <sub>L2</sub> + 0.3V)
SWDEN, SWDIO/SDA, SWCLK/SCL .....	–0.3V to (V <sub>L1</sub> + 0.3V)
Continuous Current into V <sub>24</sub> , C/Q, IOLGND .....	±0.5A
Continuous Current into Variable Resistor, Rx .....	±2.5mA
Continuous Current into Any Other Pin .....	±50mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C, derates at 25.46mW/°C above +70°C) .....	2037mW
Operating Temperature Range .....	–40°C to +125°C
Maximum Junction Temperature .....	+150°C
Storage Temperature Range .....	–40°C to +150°C
Bump Reflow Temperature .....	+260°C

**Note 1:** Ensure that sink/source current does not exceed the maximum rating at any voltage.

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

Package Code	W602B4+1
Outline Number	<a href="#">21-100691</a>
Land Pattern Number	Refer to the <a href="#">Application Note 1891: Wafer-Level Packaging (WLP) and Its Applications</a>
<b>Thermal Resistance, 4-Layer Board:</b>	
Junction-to-Ambient (θ <sub>JA</sub> )	39.27°C/W
Junction-to-Case Thermal Resistance (θ <sub>JC</sub> )	N/A

For the latest package outline information and land patterns (footprints), go to [www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index](http://www.analog.com/en/resources/packaging-quality-symbols-footprints/package-index). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, refer to [www.analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages](http://www.analog.com/en/resources/technical-articles/thermal-characterization-of-ic-packages).

## Electrical Characteristics

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ , GND = DGND = OGND = AGND = IOLGND = 0V, and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to GND. GPIO1\_x, SWDEN at  $V_{L1}$  or GND. GPIO2\_x at  $V_{L2}$  or GND. RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>V<sub>24</sub> SUPPLY</b>						
V <sub>24</sub> Supply Voltage	V <sub>24</sub>		7		36	V
V <sub>24</sub> Undervoltage Error Threshold	V <sub>24_ERR_R</sub>	V <sub>24</sub> rising (See <a href="#">Note 3</a> , <a href="#">Note 4</a> )	6.6		6.9	V
V <sub>24</sub> Undervoltage Error Threshold	V <sub>24_ERR_F</sub>	V <sub>24</sub> falling (See <a href="#">Note 3</a> , <a href="#">Note 4</a> )	6.1		6.5	V
V <sub>24</sub> Undervoltage Warning Threshold	V <sub>24_WRN_R</sub>	V <sub>24</sub> rising ( <a href="#">Note 4</a> )	16	16.9	18	V
	V <sub>24_WRN_F</sub>	V <sub>24</sub> falling ( <a href="#">Note 4</a> )	15.5	16.5	17.5	
V <sub>24</sub> Supply Current	I <sub>24_DIS</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller is halted (See <a href="#">Note 5</a> )		0.03	0.11	mA
	I <sub>24_ACT_H</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller is halted (See <a href="#">Note 5</a> )	0.3	0.437	0.7	
	I <sub>24_ACT_L</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller is halted (See <a href="#">Note 5</a> )	0.3	0.419	0.7	
V <sub>24</sub> Clamp Voltage	V <sub>24_CLAMP</sub>	(V <sub>24</sub> – GND), I <sub>LOAD</sub> = 1mA	42	48.2	53	V
<b>LOGIC SUPPLY (V<sub>L1</sub>, V<sub>L2</sub>)</b>						
V <sub>L1</sub> Supply Voltage	V <sub>L1</sub>		2.5		5.5	V
V <sub>L2</sub> Supply Voltage	V <sub>L2</sub>	( <a href="#">Note 6</a> )	1.62		5.5	V
V <sub>L1</sub> Supply Current	I <sub>L1</sub>	All logic inputs are at GND or V <sub>L1</sub> , no load on any logic outputs			60	μA
V <sub>L2</sub> Supply Current	I <sub>L2</sub>	All logic inputs are at GND or V <sub>L2</sub> , no load on any logic outputs			70	μA
<b>5V SUPPLY (V<sub>5</sub>)</b>						
V <sub>5</sub> Supply Voltage	V <sub>5</sub>	V <sub>5</sub> externally supplied, V <sub>5LIN</sub> = V <sub>5</sub>	4.5		5.5	V
V <sub>5</sub> Undervoltage Lockout Threshold	V <sub>5_UVLO_R</sub>	V <sub>5</sub> rising (See <a href="#">Note 4</a> )	3.5		4.5	V
	V <sub>5_UVLO_F</sub>	V <sub>5</sub> falling (See <a href="#">Note 4</a> )	3.5		4.5	
V <sub>5</sub> Undervoltage Lockout Threshold Hysteresis	V <sub>5_UVLO_HYST</sub>			140		mV

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ , ORES connected to  $10k\Omega$  to  $GND$ .  $GPIO1\_x$ ,  $SWDEN$  at  $V_{L1}$  or  $GND$ .  $GPIO2\_x$  at  $V_{L2}$  or  $GND$ .  $\overline{RESET}/POK$  pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^{\circ}C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>5</sub> Supply Current	I <sub>5_DIS</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller halted (See <a href="#">Note 5</a> )	Registers in default state, C/Q disabled, PLL off, and IO-Link oscillator off	0.1		0.27	mA
	I <sub>5_ACT_H</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller halted (See <a href="#">Note 5</a> )	Registers in default state except: C/Q in push-pull and high, PLL on, 921kHz precise oscillator on	0.25		0.57	
	I <sub>5_ACT_L</sub>	No load on C/Q, V <sub>5</sub> , and V <sub>18</sub> powered externally, and the microcontroller halted (See <a href="#">Note 5</a> )	Registers in default state except: C/Q in push-pull and low, PLL on, 921kHz precise oscillator on	0.25		0.57	
1.8V SUPPLY (V <sub>18</sub> )							
V <sub>18</sub> Supply Voltage	V <sub>18</sub>	V <sub>18LIN</sub> = V <sub>18</sub> , V <sub>18</sub> externally supplied		1.71		1.89	V
V <sub>18</sub> Undervoltage Lockout Threshold	V <sub>18_UVLO_R</sub>	V <sub>18</sub> rising (See <a href="#">Note 4</a> )		1.66		1.76	V
	V <sub>18_UVLO_F</sub>	V <sub>18</sub> falling (See <a href="#">Note 4</a> )		1.62		1.72	
V <sub>18</sub> Undervoltage Lockout Threshold Hysteresis					35		mV
V <sub>18</sub> Supply Current	I <sub>18_SLEEP</sub>	V <sub>5</sub> and V <sub>18</sub> powered externally, f <sub>HCLK</sub> = 18MHz, sleep mode	PLL off		0.9		mA
			PLL on		2.1		
	I <sub>18_DIS</sub>	V <sub>5</sub> and V <sub>18</sub> powered externally, f <sub>HCLK</sub> = 18MHz, microcontroller halted (See <a href="#">Note 5</a> )	Registers in a default state, PLL off, and 921kHz precise oscillator off	2.8		4.6	
	I <sub>18_ACT</sub>	V <sub>5</sub> and V <sub>18</sub> powered externally, f <sub>HCLK</sub> = 36MHz, microcontroller halted (See <a href="#">Note 5</a> )	Registers in a default state, PLL on, and 921kHz precise oscillator on	4.5	6.7	9	
			PLL off		5.4		
			PLL on		6.6		
V <sub>5A</sub> SUPPLY (V <sub>5A</sub> )							

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ , GND = DGND = OGND = AGND = IOLGND = 0V, and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to GND. GPIO1\_x, SWDEN at  $V_{L1}$  or GND. GPIO2\_x at  $V_{L2}$  or GND. RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>5A</sub> Supply Voltage	V <sub>5A</sub>		4.5		5.5	V
V <sub>5A</sub> Supply Current	I <sub>5A_DIS</sub>	Digipots, comparators, and DACs disabled			4.5	μA
	I <sub>5A_ACT</sub>	Digipots, comparators, and DACs enabled, Digipots and DAC set at mid-code, comparators fast mode enabled			60	
ACTIVE DIODE (PV24)						
Active Diode On-Resistance	R <sub>ACT</sub>	I <sub>LOAD</sub> = 10mA		3.1	7	Ω
Active Diode Current Limit	I <sub>ACTMAX</sub>	I <sub>LOSS</sub> < 1%	110		430	mA
5V LINEAR REGULATOR (V <sub>5</sub> , V <sub>5LIN</sub> , V <sub>5BASE</sub> , V <sub>5ISNS</sub> )						
V <sub>5LIN</sub> Input Supply Voltage	V <sub>5LIN</sub>		6		36	V
V <sub>5LIN</sub> Supply Current	I <sub>5LIN_DIS</sub>	V <sub>5</sub> = V <sub>5LIN</sub> , V <sub>5</sub> regulator is disabled	10		60	μA
	I <sub>5LIN_ACT</sub>	V <sub>5</sub> = 36V, no load	50		350	
V <sub>5</sub> Output Voltage	V <sub>5_OUT</sub>	7V ≤ V <sub>5LIN</sub> ≤ 36V	4.8		5.2	V
V <sub>5</sub> Load Regulation	ΔV <sub>5_LDR</sub>	V <sub>5LIN</sub> = 24V, 1mA ≤ I <sub>LOAD</sub> ≤ 50mA		2	5	%
V <sub>5</sub> Line Regulation	ΔV <sub>5_LNR</sub>	6V ≤ V <sub>5LIN</sub> ≤ 36V, I <sub>LOAD</sub> = 1mA	−0.2		+0.2	mV/V
V <sub>5</sub> Current limit	I <sub>5_SHORT</sub>		52		250	mA
V <sub>5LIN</sub> to V <sub>5</sub> Enable Voltage Threshold	V <sub>THR_V5LIN_R</sub>	(V <sub>5LIN</sub> − V <sub>5</sub> ) rising	0.2	0.43	0.7	V
	V <sub>THR_V5LIN_F</sub>	(V <sub>5LIN</sub> − V <sub>5</sub> ) falling	0.17	0.41	0.67	
V <sub>5LIN</sub> to V <sub>5</sub> Enable Voltage Threshold Hysteresis	V <sub>THR_V5LIN_HYST</sub>			20		mV
V <sub>5LIN</sub> to V <sub>5</sub> Enable Voltage Threshold	V <sub>THR_V5LIN_F</sub>	(V <sub>5LIN</sub> − V <sub>5</sub> ) falling	2.2			μF
3.3V LINEAR REGULATOR (V <sub>33</sub> )						
V <sub>33</sub> Output Voltage	V <sub>33</sub>		3.2		3.45	V
V <sub>33</sub> Load Regulation	ΔV <sub>33_LDR</sub>	V <sub>5</sub> = 5V, 1mA ≤ I <sub>LOAD</sub> ≤ 50mA	0	1.0	5	%
V <sub>33</sub> Line Regulation	ΔV <sub>33_LNR</sub>	4.5V ≤ V <sub>5</sub> ≤ 5.5V, I <sub>LOAD</sub> = 1mA	−1		+1	mV/V
V <sub>33</sub> Current Limit	I <sub>33_SHORT</sub>		68		208	mA
V <sub>33</sub> Load Capacitance	C <sub>33</sub>	Required capacitance for stability, ±20% tolerance allowed	2.2			μF
1.8V LINEAR REGULATOR (V <sub>18</sub> )						
V <sub>18LIN</sub> Input Supply Voltage	V <sub>18LIN</sub>		2.7		5.5	V
V <sub>18</sub> Output Voltage	V <sub>18_OUT</sub>	2.7V ≤ V <sub>18LIN</sub> ≤ 5.5V	1.74		1.86	V
V <sub>18</sub> Load Regulation	ΔV <sub>18_LDR</sub>	V <sub>18LIN</sub> = 5V, 1mA ≤ I <sub>LOAD</sub> ≤ 50mA		1	4	%
V <sub>18</sub> Line Regulation	ΔV <sub>18_LNR</sub>	2.7V ≤ V <sub>18LIN</sub> ≤ 5.5V, I <sub>LOAD</sub> = 1mA	−0.6		+0.6	mV/V
V <sub>18</sub> Current Limit	I <sub>V18_SHORT</sub>		68		208	mA
V <sub>18LIN</sub> to V <sub>18</sub> Enable Voltage Threshold	V <sub>THR_V18LIN_R</sub>	(V <sub>18LIN</sub> − V <sub>18</sub> ) rising	0.15		0.7	V

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ , GND = DGND = OGND = AGND = IOLGND = 0V, and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to GND. GPIO1\_x, SWDEN at  $V_{L1}$  or GND. GPIO2\_x at  $V_{L2}$  or GND. RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
18MHz RAW OSCILLATOR							
Raw Oscillator Frequency	f <sub>CLK_INT</sub>	(See <a href="#">Note 7</a> )		17.51	18.432	19.35	MHz
921kHz PRECISION REFERENCE OSCILLATOR							
Reference Oscillator Supply Current	I <sub>POSC_REF</sub>			230		550	μA
Internal Reference Oscillator Frequency	f <sub>POSC_REF</sub>	10kΩ ±0.1% resistance between ORES and OGND		912.5	921.6	931.0	kHz
Internal Reference Oscillator Precision	PRE <sub>POSC_REF</sub>	10kΩ ±0.1% resistance between ORES and OGND		−1.00		+1.00	%
External Oscillator Required Resistance	R <sub>ORES</sub>	±0.1% tolerance			10		kΩ
PHASE-LOCKED LOOP (PLL)							
PLL Supply Current	I <sub>PLL</sub>	PLL <sub>MULT</sub> = 80, PLL current sourced from V <sub>18</sub>			0.8	1.6	mA
PLL Multiplying factor	PLL <sub>MULT</sub>				80		
C/Q DRIVER							
C/Q Driver High-Side On-Resistance	R <sub>CQOH</sub>	High-side enabled, CQ_CL= 11, I <sub>LOAD</sub> = 150mA (See <a href="#">Note 8</a> )			0.97	2	Ω
C/Q Driver Low-Side On-Resistance	R <sub>CQOL</sub>	Low-side enabled, CQ_CL= 11, I <sub>SINK</sub> = 150mA (See <a href="#">Note 8</a> )			1.7	3.4	Ω
C/Q Driver Current Limit	I <sub>CQ_CL</sub>	V <sub>CQ</sub> = (V <sub>24</sub> − 3V) or 3V	CQ_CL[1:0] = 00	53	60	65	mA
			CQ_CL[1:0] = 01	106	120	130	
			CQ_CL[1:0] = 10	209	240	255	
			CQ_CL[1:0] = 11	259	287	317	
C/Q Driver Short Circuit Protection	I <sub>CQ_FAULT</sub>	Relative to the typical programmed current limit			25		%
C/Q Reverse Current	I <sub>REV_CQ_H</sub>	V <sub>24</sub> = 24V, C/Q enabled, and high impedance or pull-up enabled	V <sub>CQ</sub> = V <sub>24</sub> + 5V	0.25		0.7	mA
	I <sub>REV_CQ_L</sub>	V <sub>24</sub> = 24V, C/Q enabled, and high impedance or pull-down enabled	V <sub>CQ</sub> = −5V	−0.025		−0.005	
C/Q Input Current (High Impedance)	I <sub>CQ_HZ</sub>	V <sub>24</sub> = 24V, C/Q enabled, push-pull, high impedance, no pull-up or pull-down enabled	0.1V ≤ V <sub>CQ</sub> ≤ (V <sub>24</sub> − 0.1V)	−19		+19	μA
C/Q Leakage Current	I <sub>CQ_LKG</sub>	V <sub>24</sub> = 24V, C/Q disabled, no pull-up or pull-down enabled	(V <sub>24</sub> − 36V) ≤ V <sub>CQ</sub> ≤ 36V	−44		+55	μA
C/Q Clamp Voltage	V <sub>CQ_CLAMP</sub>	V <sub>24</sub> − V <sub>CQ</sub> , I <sub>LOAD</sub> = −1mA		42	48.2	53	V
		V <sub>CQ</sub> − GND, I <sub>LOAD</sub> = 1mA		42	48.2	53	



( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to  $GND$ .  $GPIO1\_x$ ,  $SWDEN$  at  $V_{L1}$  or  $GND$ .  $GPIO2\_x$  at  $V_{L2}$  or  $GND$ .  $RESET/POK$  pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
C/Q Rise Time	$t_{CQ\_RISE}$	Push-pull or PNP mode, $V_{24} = 30V$ , $CQ\_CL[1:0] = 11$	$CQ\_SLEW[1:0] = 00$	0.11		0.23	$\mu s$
			$CQ\_SLEW[1:0] = 01$	0.24		0.48	
			$CQ\_SLEW[1:0] = 10$	0.36		0.75	
			$CQ\_SLEW[1:0] = 11$	2.5		6.3	
C/Q Fall Time	$t_{CQ\_FALL}$	Push-pull or NPN mode, $V_{24} = 30V$ , $CQ\_CL[1:0] = 11$	$CQ\_SLEW[1:0] = 00$	0.13		0.27	$\mu s$
			$CQ\_SLEW[1:0] = 01$	0.26		0.52	
			$CQ\_SLEW[1:0] = 10$	0.38		0.79	
			$CQ\_SLEW[1:0] = 11$	1.8		5	
C/Q Driver Propagation Delay	$t_{CQ\_PLH}$	Push-pull, $V_{24} = 30V$ , $CQ\_CL[1:0] = 11$	$CQ\_SLEW[1:0] = 00$	0.15		0.70	$\mu s$
	$t_{CQ\_PHL}$	Push-pull, $V_{24} = 30V$ , $CQ\_CL[1:0] = 11$	$CQ\_SLEW[1:0] = 00$	0.15		0.90	
C/Q Skew	$t_{CQ\_SKEW}$	Push-pull, $V_{24} = 30V$ , $CQ\_CL[1:0] = 11$	$CQ\_SLEW[1:0] = 00$	-0.50		+0.50	$\mu s$
<b>C/Q PULL-UP/PULL-DOWN</b>							
C/Q Weak Pull-Up	$I_{CQPUW}$	C/Q disabled, weak pull-up enabled	$V_{CQ} = 5V$	-200		-130	$\mu A$
C/Q Weak Pull-Down	$I_{CQPDW}$	C/Q disabled, weak pull-down enabled	$V_{CQ} = (V_{24} - 5V)$	+150		+200	$\mu A$
C/Q 2mA Pull-Up	$I_{CQPU2}$	C/Q disabled, 2mA pull-up enabled	$V_{CQ} = 5V$	-2.4		-1.9	mA
C/Q 2mA Pull-Down	$I_{CQPD2}$	C/Q disabled, 2mA pull-down enabled	$V_{CQ} = (V_{24} - 5V)$	1.9		2.4	mA
<b>C/Q RECEIVER</b>							
C/Q Input Voltage Range	$V_{CQ\_IN}$	For valid C/Q reception	$V_{24} - 36V$			36	V
C/Q Input Threshold High	$V_{CQ\_TH}$	$V_{24} \geq 18V$		11.3		12.2	V
		$V_{24} < 18V$		62		68	$\%V_{24}$
C/Q Input Threshold Low	$V_{CQ\_TL}$	$V_{24} \geq 18V$		9.4		10.3	V
		$V_{24} < 18V$		52		58	$\%V_{24}$
C/Q Input Capacitance	$C_{IN\_CQ}$				72		pF
C/Q Receiver Propagation Delay	$t_{CQIN\_PLH}$	$RX\_FILTER = 0$		0.16		0.58	$\mu s$
		$RX\_FILTER = 1$		0.5		1.8	
	$t_{CQIN\_PHL}$	$RX\_FILTER = 0$		0.21		0.66	
		$RX\_FILTER = 1$		0.5		1.8	

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ , GND = DGND = OGND = AGND = IOLGND = 0V, and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to GND. GPIO1\_x, SWDEN at  $V_{L1}$  or GND. GPIO2\_x at  $V_{L2}$  or GND. RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
C/Q Receiver Skew	t <sub>CQIN_SKEW</sub>	RX_FILTER = 0		-0.3		+0.3	μs
		RX_FILTER = 1		-1		+1	
ANALOG-TO-DIGITAL CONVERTER (ADC)							
ADC Resolution	N <sub>BIT_ADC</sub>			12 + sign			bit
ADC Input Voltage Range	V <sub>ADC</sub>	(V <sub>ADP</sub> - V <sub>ADN</sub> )		-1.27		+1.27	V
		V <sub>ADP</sub> , V <sub>ADN</sub> to ground		0		V <sub>18</sub>	
ADC Internal Reference	V <sub>ADC_REF</sub>			1.235	1.25	1.27	V
ADC INL	INL <sub>ADC</sub>	f <sub>CONV</sub> = 500ksps		-10		+10	LSB
ADC DNL	DNL <sub>ADC</sub>	f <sub>CONV</sub> = 500ksps		-3.5		+3.5	LSB
ADC Gain Error		V <sub>FS</sub> = 2.5V		-0.8		+0.8	%V <sub>FS</sub>
ADC Offset Error		ADC output with V <sub>ADP</sub> = V <sub>ADN</sub> = 0V		-8		+8	LSB
Conversion Time	t <sub>ADC</sub>	ADC clock is HCLK		33			Clock cycles
ADP, ADN Input Leakage	I <sub>ADP</sub> , I <sub>ADN</sub>	V <sub>ADP</sub> , ADN = 1.8V		-1		+1	μA
ADC INPUT MUX AND BUFFER							
ADC Buffer Input Range	V <sub>BUFIN</sub>	GPIO1_3 – GPIO1_6, when configured as ADC inputs		0		V <sub>5A</sub>	V
ADC Buffer Output Range	V <sub>BUFOUT</sub>			0.01		1.4	V
ADC Buffer Offset	V <sub>BUF_OS</sub>	Buffer input = 0.01V to 1.5V		-4		+4	mV
ADC -3dB Buffer Bandwidth	V <sub>BUF_BW</sub>			1.5			MHz
ADC Buffer Internal Voltage Reference	V <sub>BUF_REF</sub>			712		725	mV
ANALOG COMPARATORS AND DIGITAL-TO-ANALOG CONVERTERs (DACs) (CIP, CIN, CMPO, DACY) (CMP_IN_HIGH = 1, CMP_IN_LOW = 1)							
Comparator Common Mode Range	V <sub>CM_CMP</sub>			0		V <sub>5A</sub>	V
Comparator Offset	V <sub>OS_CMP</sub>	CIP_ rising	Input = 0V	-20	0	+15	mV
			Input = V <sub>5A</sub>	-15	0	+15	
			Input = V <sub>5A</sub> / 2	-12	0	+12	
Comparator Hysteresis	V <sub>OS_CMP_HYST</sub>	Input = 0V to V <sub>5A</sub>		25			mV
Comparator Response Time	t <sub>CMP</sub>	CIP_ Threshold = 2.5V, CIP_ from 2.4V to 2.6V	CMP_FILT_EN = 0, CMP_SLOW_EN = 0	30		120	ns
			CMP_FILT_EN = 0, CMP_SLOW_EN = 1	120		810	
			CMP_FILT_EN = 1, CMP_SLOW_EN = 0	0.75		1.65	μs
			CMP_FILT_EN = 1, CMP_SLOW_EN = 1	0.9		2.2	

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to  $GND$ . GPIO1\_x, SWDEN at  $V_{L1}$  or  $GND$ . GPIO2\_x at  $V_{L2}$  or  $GND$ . RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Comparator Input Leakage	I <sub>CMP_LKG</sub>	V <sub>CIP</sub> , C <sub>IN</sub> = 0V to 5.5V		-1		+1	μA
Comparator Output High	V <sub>CMPO_H</sub>	I <sub>LOAD</sub> = 5mA		V <sub>5A</sub> - 0.15		V <sub>5A</sub>	V
Comparator Output Low	V <sub>CMPO_L</sub>	I <sub>LOAD</sub> = -5mA				0.1	V
DAC Full Scale	V <sub>DAC_</sub>				100		%V <sub>5A</sub>
DAC Resolution	N <sub>DAC</sub>				6		BIT
DAC INL	INL <sub>DAC</sub>			-0.35		+0.35	LSB
DAC DNL				-0.2		+0.2	LSB
DAC Monotonicity		Guaranteed by DNL test					
DAC Output Resistance	R <sub>DAC</sub>				273		kΩ
VARIABLE RESISTORS (R1, R2, R3, R4) (See <a href="#">Note 9</a> )							
R1, R2 Resistor Value	R <sub>R1</sub> , R <sub>R2</sub>			8.2	10.9	13.6	kΩ
R1W, R2W Wiper Resistance	R <sub>R1W</sub> , R <sub>R2W</sub>	0V < V <sub>R1W</sub> , V <sub>R2W_</sub> ≤ V <sub>5A</sub> , I <sub>TEST</sub> = 200μA	T <sub>A</sub> = 25°C	35	52	65	Ω
			-40°C ≤ T <sub>A</sub> ≤ 125°C	15	55	120	
R1, R2 Off-Current	I <sub>OFF_R1_</sub> I <sub>OFF_R2_</sub>	R1, R2 disabled, 0V ≤ V <sub>R1_</sub> , V <sub>R2_</sub> ≤ V <sub>5A</sub>		-1		+1	μA
R1, R2 Bandwidth	BW <sub>R1</sub> , BW <sub>R2</sub>	R1A/R2A connected to 2.5V <sub>DC</sub> , drive R1W/R2W with a 1.2kΩ resistor, R1B/R2B is unconnected, R <sub>x_POS</sub> = 0x80 (See <a href="#">Figure 1</a> )		0.866			MHz
R1, R2 INL	INL <sub>R1, R2</sub>			-3.5		+1	LSB
R1, R2 DNL	DNL <sub>R1</sub> , DNL <sub>R2</sub>			-1.2		+1.2	LSB
R1A, R1B, R2A, R2B Capacitance	C <sub>R1_</sub> , C <sub>R2_</sub>	R1/R2 disabled, V <sub>RxA</sub> = V <sub>RxB</sub> = V <sub>RxW</sub> = 0V		14			pF
R1W, R2W Off-Capacitance	C <sub>R1W</sub> , C <sub>R2W</sub>	R1/R2 disabled, V <sub>RxA</sub> = V <sub>RxB</sub> = V <sub>RxW</sub> = 0V		10			pF
R1A, R1B, R2A, R2B On-Capacitance	C <sub>R1_ON</sub> , C <sub>R2_ON</sub>	R1, R2 enabled, set to minimum resistance, V <sub>RxW</sub> = 0V		14			pF
R3 Resistor Value	R <sub>R3</sub>	I <sub>TEST</sub> = 100μA or V <sub>TEST</sub> = 0.5V		47	63	79	kΩ
R3 Steps	N <sub>R3</sub>			63			

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ , GND = DGND = OGND = AGND = IOLGND = 0V, and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to GND. GPIO1\_x, SWDEN at  $V_{L1}$  or GND. GPIO2\_x at  $V_{L2}$  or GND. RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
R3 Maximum Current	I <sub>R3</sub>	(See <a href="#">Note 8</a> )		2			mA	
R3 Leakage Current	I <sub>OFFR3</sub>	R3 disabled, V <sub>R3</sub> = 0V to V <sub>5A</sub>		-1		+1	μA	
R3 INL	INL <sub>R3</sub>	From 0 to 63		-0.25		+0.25	LSB	
R3 DNL				-0.08		+0.08	LSB	
R3 Capacitance	C <sub>R3</sub>	R3 disabled, V <sub>R3</sub> = 0V		7			pF	
R4 Resistor Value	R <sub>R4_0</sub>	V <sub>TEST</sub> = 0.5V	R4_POS = 0x00	8.5	11.1	14.5	kΩ	
	R <sub>R4_8</sub>	V <sub>TEST</sub> = 0.5V	R4_POS = 0x08	8	10.7	14		
	R <sub>R4_255</sub>	V <sub>TEST</sub> = 0.5V	R4_POS = 0xFF	0.07	0.11	0.16		
R4 Steps				256				
R4A Off-Current	I <sub>OFF_R4A</sub>	R4 disabled, 0V to V <sub>5A</sub>		-1		+1	μA	
R4 INL	INL <sub>R4</sub>			-0.8		+0.8	LSB	
R4 DNL				-0.5		+0.5	LSB	
R <sub>4A</sub> Capacitance	C <sub>R4A</sub>	R4 disabled, V <sub>R4A</sub> = 0V		21			pF	
LED OUTPUT (LED1, LED2)								
LED_ Output Voltage Low	V <sub>LED_OL</sub>	I <sub>LOAD</sub> = -5mA		0.2			V	
LED_ High Impedance Leakage Current	I <sub>LED_OL</sub>	0V ≤ V <sub>LEDx</sub> ≤ 5.5V		-1		+1	μA	
RESET/POK								
RESET/POK Input Voltage High	V <sub>RST_IH</sub>			1.7			V	
RESET/POK Input Voltage Low	V <sub>RST_IL</sub>			1.3			V	
RESET/POK Output Voltage Low	V <sub>POK_LOW</sub>	I <sub>LOAD</sub> = -5mA		0.1			V	
RESET/POK High Impedance Leakage Current	I <sub>RST_OD</sub>	0V ≤ V <sub>RESET_POK</sub> ≤ 5.5V		-1		+1	μA	
BANK 1 GPIOs (GPIO1_0 – GPIO1_6)								
GPIO1_x Input Voltage High	V <sub>GPIO1IH</sub>	Not in I <sup>2</sup> C mode		0.70 × V <sub>L1</sub>			V	
GPIO1_x Input Voltage Low	V <sub>GPIO1IL</sub>	Not in I <sup>2</sup> C mode		0.28 × V <sub>L1</sub>			V	
GPIO1_2 I <sup>2</sup> C Mode SDA Input Voltage High	V <sub>SDA_IH</sub>	GPIO1_2 configured in I <sup>2</sup> C mode		1.8			V	
GPIO1_2 I <sup>2</sup> C Mode SDA Input Voltage Low	V <sub>SDA_IL</sub>	GPIO1_2 configured in I <sup>2</sup> C mode		1			V	
GPIO1_x Output Voltage High	V <sub>GPIO1_OH</sub>	I <sub>LOAD</sub> = 5mA		V <sub>L1</sub> - 0.26			V	
GPIO1_x Output Voltage Low	V <sub>GPIO1_OL</sub>	I <sub>LOAD</sub> = -5mA		0.2			V	
GPIO1_x Pull-Up Resistance	R <sub>GPIO1_PU</sub>	V <sub>GPIO1_x</sub> = 0V, pull-up enabled		230			470	kΩ

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ , ORES connected to  $10k\Omega$  to  $GND$ . GPIO1\_x, SWDEN at  $V_{L1}$  or  $GND$ . GPIO2\_x at  $V_{L2}$  or  $GND$ . RESET/POK pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^{\circ}C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GPIO1_x Pull-Down Resistance	$R_{GPIO1\_PD}$	$V_{GPIO1\_x} = V_{L1}$ , pull-down enabled	230		430	$k\Omega$
GPIO1_x Leakage Current	$I_{GPIO1\_LKG}$	GPIO1_x is high impedance, no pull-up or pull-down enabled	-1		+1	$\mu A$
GPIO1_x Input Capacitance	$C_{GPIO1\_IN}$			2		$pF$
GPIO1_x Analog Input Capacitance	$C_{GPIO1\_AN}$	GPIO1_x is configured as analog input		2		$pF$
<b>GPIO2_0 PIN (GPIO2_0/IRQ1/MCLK)</b>						
GPIO2_0 Input Voltage High	$V_{GPIO20\_IH}$	GPIO2_0 is not configured as MCLK input	$0.70 \times V_{L2}$			V
GPIO2_0 Input Voltage Low	$V_{GPIO20\_IL}$	GPIO2_0 is not configured as MCLK input			$0.28 \times V_{L2}$	V
MCLK Input Voltage High	$V_{MCLK\_IH}$	GPIO2_0 is configured as MCLK input, $V_{L2} \geq 2.5V$	1.6			V
MCLK Input Voltage Low	$V_{MCLK\_IL}$	GPIO2_0 is configured as MCLK input, $V_{L2} \geq 2.5V$			0.4	V
GPIO2_0 Output Voltage High	$V_{GPIO20\_OH}$	$I_{LOAD} = 5mA$ , $V_{L2} \geq 2.5V$	$V_{L2} - 0.35$			V
GPIO2_0 Output Voltage Low	$V_{GPIO20\_OL}$	$I_{LOAD} = -5mA$ , $V_{L2} \geq 2.5V$			0.32	V
GPIO2_0 Pull-Up Resistance	$R_{GPIO20\_PU}$	$V_{GPIO20\_0} = 0V$ , pull-up enabled	240		440	$k\Omega$
GPIO2_0 Pull-Down Resistance	$R_{GPIO20\_PD}$	$V_{GPIO20\_0} = V_{L2}$ , pull-down enabled	230		430	$k\Omega$
GPIO2_0 Leakage Current	$I_{GPIO20\_LKG}$	GPIO2_0 is high impedance, no pull-up or pull-down enabled	-1		+1	$\mu A$
GPIO2_0 Input Capacitance	$C_{GPIO20\_IN}$			2		$pF$
<b>BANK 2 GPIOs (GPIO2_1 to GPIO2_4)</b>						
GPIO2_x Input Voltage High	$V_{GPIO2\_IH}$		$0.82 \times V_{L2}$			V
GPIO2_x Input Voltage Low	$V_{GPIO2\_IL}$				$0.18 \times V_{L2}$	V
GPIO2_x Output Voltage High	$V_{GPIO2\_OH}$	$I_{LOAD} = 5mA$	$V_{L2} - 0.35$			V
GPIO2_x Output Voltage Low	$V_{GPIO2\_OL}$	$I_{LOAD} = -5mA$			0.32	V
GPIO2_x Pull-Up Resistance	$R_{GPIO2\_PU}$	$V_{GPIO2\_x} = 0V$ , pull-up enabled	200		470	$k\Omega$
GPIO2_x Pull-Down Resistance	$R_{GPIO2\_PD}$	$V_{GPIO2\_x} = V_{L2}$ , pull-down enabled	200		450	$k\Omega$
GPIO2_x Leakage Current	$I_{GPIO2\_LKG}$	GPIO2_x is high impedance, no pull-up or pull-down enabled	-1		+1	$\mu A$
GPIO2_x Input Capacitance	$C_{GPIO2\_IN}$			2		$pF$
<b>SERIAL WIRE DEBUG (SWD) INTERFACE (SWDEN, SWDIO/SDA, SWCLK/SCL)</b>						

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ , ORES connected to  $10k\Omega$  to  $GND$ .  $GPIO1\_x$ ,  $SWDEN$  at  $V_{L1}$  or  $GND$ .  $GPIO2\_x$  at  $V_{L2}$  or  $GND$ .  $\overline{RESET}/POK$  pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^{\circ}C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage High	$V_{SWD\_IH}$		1.6			V
Input Voltage Low	$V_{SWD\_IL}$				1.1	V
Output Voltage High	$V_{SWD\_H}$	$I_{LOAD} = 5mA$	$V_{L1} - 0.15$			V
Output Voltage Low	$V_{SWD\_L}$	$I_{LOAD} = -5mA$			0.15	V
SWDEN Pull-Down Resistance	$I_{SWD\_EN}$		80		170	$k\Omega$
SWDIO/SDA Leakage Current	$I_{SWD\_LKG}$		-1		+1	$\mu A$
<b>THERMAL PROTECTION</b>						
C/Q Driver Shutdown Temperature	$T_{SHUT\_DRV}$	Driver temperature rising		+160		$^{\circ}C$
C/Q Driver Shutdown Temperature Hysteresis	$T_{SHUT\_DRV\_HYST}$			12		$^{\circ}C$
IC Thermal Warning Temperature	$T_{WRN}$			+135		$^{\circ}C$
IC Thermal Warning Temperature Hysteresis	$T_{WRN\_HYST}$			14		$^{\circ}C$
IC Thermal Shutdown Temperature	$T_{SHUT\_IC}$			+170		$^{\circ}C$
IC Thermal Shutdown Temperature Hysteresis	$T_{SHUT\_IC\_HYST}$			14		$^{\circ}C$
<b>INTERNAL THERMAL SENSOR</b>						
Thermal Sensor Precision				$\pm 13$		$^{\circ}C$
Thermal Sensor Slope				2.0		$mV/^{\circ}C$
Thermal Sensor Voltage	$V_{TS\_PTAT}$	$T_{DIE} = 25^{\circ}C$	565	590	620	mV
<b>EMC TOLERANCE</b>						
Electrostatic discharge (ESD) Protection ( $V_{24}$ , C/Q, to GND)		IEC 61000-4-2 Contact Discharge		$\pm 4$		kV
ESD Protection ( $V_{24}$ , C/Q, to GND)		IEC 61000-4-2 Air-Gap		$\pm 6$		kV
ESD Protection		Human Body Model	$V_{24}$ , C/Q to GND	$\pm 2$		kV
			All other Pins	$\pm 2$		
Surge Protection ( $V_{24}$ , C/Q, to GND)		500 $\Omega$ 8 $\mu s$ /20 $\mu s$ surge to GND		$\pm 1.2$		kV
<b>AC ELECTRICAL CHARACTERISTICS</b>						
<b>SWD TIMING</b>						
Clock Frequency	$f_{CLK\_SWD}$			10		MHz
Data Output Delay	$t_{DO}$			35		ns
Data Hold Time	$t_{HD}$		10			ns
Data Setup Time	$t_{SU}$		10			ns

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^\circ C$  to  $+125^\circ C$ , ORES connected to  $10k\Omega$  to  $GND$ .  $GPIO1\_x$ ,  $SWDEN$  at  $V_{L1}$  or  $GND$ .  $GPIO2\_x$  at  $V_{L2}$  or  $GND$ .  $\overline{RESET}/POK$  pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^\circ C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>I<sup>2</sup>C HOST CONTROLLER TIMING (See <a href="#">Figure 2</a>), (GPIO1_1, GPIO1_2 CONFIGURED FOR I<sup>2</sup>C FUNCTIONALITY)</b>						
SCL Clock Frequency	$1/t_{SCL}$			1		MHz
Data to Clock Delay in Start Condition	$t_{DC:STA}$			$t_{SCL} \times 0.4$		ns
Data to Clock Delay in Repeated Start Condition	$t_{DC:STA}$			$t_{SCL} \times 0.4$		ns
Clock to Data Delay in Repeated Start Condition	$t_{CD:STA}$			$t_{SCL} \times 0.2$		ns
Low Period of SCL Clock	$t_{LOW}$			50		%
High Period of SCL Clock	$t_{HIGH}$			50		%
Data Hold Time	$t_{HD:DAT}$			0		ns
Data Setup Time	$t_{SU:DAT}$		55			ns
Data Output Delay	$t_{DLY\_DO}$			1	3	ns
Setup Time for Stop	$t_{CD\_STP}$			$t_{SCL} \times 0.4$		ns
<b>SPI HOST CONTROLLER TIMING (See <a href="#">Figure 3</a>) (GPIO2_0 to GPIO2_4 CONFIGURED FOR SPI FUNCTIONALITY)</b>						
SCLK Clock Frequency	$1/t_{SCLK}$	(See <a href="#">Note 10</a> )		$f_{HCLK}/4$		MHz
SCLK Pulse Width High	$t_{CH}$			$0.5 \times t_{SCLK}$		ns
SCLK Pulse Width Low	$t_{CL}$			$0.5 \times t_{SCLK}$		ns
$\overline{CS}$ Fall to SCLK Rise Time	$t_{CSS}$	(See <a href="#">Note 11</a> , <a href="#">Note 12</a> )		$(CS\_SETTLE\_TIM + 1) \times t_{SYS} + 0.5 \times t_{SCLK}$		ns
MISO Setup Time	$t_{DS}$	$V_{L2} = 1.62V$	40			ns
		$V_{L2} = 3.3V$ to $5.5V$	12			
MISO Hold Time	$t_{DH}$	$V_{L2} = 1.62V$	0			ns
		$V_{L2} = 3.3V$ to $5.5V$	17			
MOSI Output Delay	$t_{DO}$	$V_{L2} = 1.62V$		1		ns
		$V_{L2} = 3.3V$ to $5.5V$		1		
SCLK to $\overline{CS}$ Rise	$t_{CSH}$			$0.5 \times t_{SCLK}$		ns
<b>I<sup>2</sup>C DEVICE TIMING</b>						
SCL Clock Frequency	$f_{SCL}$	(See <a href="#">Note 13</a> )		1		MHz
Bus Free Time Between a STOP and a START Condition	$t_{BUF}$		0.3			$\mu s$

( $V_{24} = 7V$  to  $36V$ ,  $V_{5LIN} = V_5$  to  $36V$ ,  $V_5 = 4.5V$  to  $5.5V$ ,  $V_{18LIN} = V_{18}$  to  $5.5V$ ,  $V_{18} = 1.71V$  to  $1.89V$ ,  $V_{L1} = 2.5V$  to  $5.5V$ ,  $V_{L2} = 1.62V$  to  $5.5V$ ,  $GND = DGND = OGND = AGND = IOLGND = 0V$ , and  $T_A = -40^{\circ}C$  to  $+125^{\circ}C$ , ORES connected to  $10k\Omega$  to  $GND$ .  $GPIO1\_x$ ,  $SWDEN$  at  $V_{L1}$  or  $GND$ .  $GPIO2\_x$  at  $V_{L2}$  or  $GND$ .  $\overline{RESET}/POK$  pull-up to  $3.3V$ . Typical values are at  $V_{24} = 24V$ ,  $V_{L1} = V_{L2} = 3.3V$ ,  $V_{5LIN} = V_5 = V_{5A} = 5V$ ,  $V_{18LIN} = V_{18} = 1.8V$ , and  $T_A = +25^{\circ}C$  (See [Note 2](#)))

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Setup Time for Repeated Start	$t_{SU:STA}$		0.25			$\mu s$
Hold Time for Repeated Start	$t_{HD:STA}$		0.25			$\mu s$
Low Period of SCL Clock	$t_{LOW}$		0.35			$\mu s$
High Period of SCL Clock	$t_{HIGH}$		0.25			$\mu s$
Data Hold Time	$t_{HD:DAT}$	(See <a href="#">Note 14</a> , <a href="#">Note 15</a> )	0		0.4	$\mu s$
Data Setup Time	$t_{SU:DAT}$	(See <a href="#">Note 14</a> , <a href="#">Note 15</a> )	80			ns
Setup Time for STOP Condition	$t_{SU:STO}$		0.6			$\mu s$
Spike Pulse Width Suppressed by Input Filter	$t_{SP}$	(See <a href="#">Note 16</a> )			50	ns

**Note 2:** All devices are 100% production tested at  $25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design.

**Note 3:** The C/Q driver is disabled when  $V_{24}$  falls below the undervoltage error threshold ( $V_{24\_ERR\_R}$ ,  $V_{24\_ERR\_F}$ ).

**Note 4:** The undervoltage rising threshold is guaranteed to be higher than the undervoltage falling threshold.

**Note 5:** The microcontroller is halted when all of the internal peripherals are disabled. The internal clock is on and switching when the microcontroller is halted.

**Note 6:** MCLK performance degrades when  $V_{L2} < 2.5V$ .

**Note 7:** The 18MHz raw oscillator should not be used for clocking when using IO-Link communication.

**Note 8:** Not production tested. Guaranteed by design.

**Note 9:** Resistance can be adjusted to within 1LSB of the typical value using the recommended numerical correction. For more details, request the MAX22522 user guide.

**Note 10:** The SCLK period is a function of the CLK\_DIV bits setting in the SPI1\_SCLK\_CONFIG0 register.

**Note 11:** The  $\overline{CS}$  to SCLK time is a function of the CS\_SETTLE\_TIM bits setting in the SPI1\_SCLK\_CONFIG0 register.

**Note 12:**  $t_{SYS}$  is based on the microcontroller's HCLK. For more details, see the [Clock Control](#) section.

**Note 13:** The SCL clock frequency,  $f_{SCL}$ , must meet the minimum clock low time plus the rise/fall times.

**Note 14:** The maximum data hold time,  $t_{HD\_DAT}$ , has only to be met if the device does not stretch the low period ( $t_{LOW}$ ) of the SCL signal.

**Note 15:** This device internally provides a hold time of at least 100ns for the SDA signal (see the minimum  $V_{IH}$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

**Note 16:** Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.



## Timing Diagrams




Figure 1. R1, R2 Bandwidth Measurement Circuit




Figure 2. I²C Timing Diagram














Figure 3. SPI Timing Diagram

## Typical Operating Characteristics







$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V_{33}$ ,  $V_{L1} = V_{L2} = V_{33}$ , 36MHz clock,  $T_A = 25^\circ C$ , unless otherwise noted.




$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V33$ ,  $V_{L1} = V_{L2} = V33$ , 36MHz clock,  $T_A = 25^\circ C$ , unless otherwise noted.





$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V_{33}$ ,  $V_{L1} = V_{L2} = V_{33}$ , 36MHz clock,  $T_A = 25^\circ C$ , unless otherwise noted.












ALL REGISTERS ARE IN DEFAULT STATE












ALL REGISTERS IN DEFAULT STATE  
RESET/POK PULLED UP TO  $V_{33}$  WITH 10K $\Omega$





$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V33$ ,  $V_{L1} = V_{L2} = V33$ , 36MHz clock,  $T_A = 25^\circ C$ , unless otherwise noted.



$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V33$ ,  $V_{L1} = V_{L2} = V_{33}$ , 36MHz clock,  $T_A = 25^\circ C$ , unless otherwise noted.



$V_{24} = 24V$ ,  $V_{5LIN} = PV24$ ,  $V_{18LIN} = V33$ ,  $V_{L1} = V_{L2} = V33$ , 36MHz clock,  $T_A = 25^{\circ}C$ , unless otherwise noted.



## Pin Configurations

MAX22522 TOP VIEW (Not to Scale)										
	1	2	3	4	5	6	7	8	9	10
A	GND	ADP	ADN	CMPO	GPIO2_4	GPIO2_2	SWCLK/ SCL	SWDIO/ SDA	GPIO2_0	IOLGND
B	CIP	CIN	DACO	VL2	GPIO2_3	GPIO2_1	SWDEN	VL1	LED2	IOLGND
C	R3A	R2W	R2B	DGND	GPIO1_6	GPIO1_5	GPIO1_4	GPIO1_0	LED1	C/Q
D	R2A	R1W	R1B	GND	GND	GND	IOLGND	V5ISNS	V24	V24
E	R1A	AGND	V5A	AGND	GPIO1_3	GPIO1_2	V33	V18LIN	V5LIN	PV24
F	GND	R4A	OGND	ORES	GPIO1_1	RESET/ POK	V18	V5	V5BASE	PV24

WLP  
(4.418mm x 2.638mm)

## Pin Descriptions

PIN	NAME	FUNCTION
<b>POWER</b>		
D9, D10	V <sub>24</sub>	Supply Voltage Input. Connect V <sub>24</sub> to the L+ terminal of the IO-Link connector, or to an external supply. Bypass V <sub>24</sub> to GND with a 10nF (typ) capacitor as close to the device as possible.
E10, F10	PV24	Active Diode Output. Bypass PV24 with external 1μF (typ) capacitor as close to the device as possible.
E9	V <sub>5LIN</sub>	5V Linear Regulator Input. Connect V <sub>5LIN</sub> to PV24 or to an external supply between 6V and 36V. Bypass V <sub>5LIN</sub> to GND with a 1μF (typ) capacitor. Connect V <sub>5LIN</sub> to V <sub>5</sub> to disable the 5V linear regulator. V <sub>5</sub> must be connected to an external 5V supply, when the regulator is disabled.
D8	V <sub>5ISNS</sub>	5V Linear Regulator Current Sense Input. Connect the collector of the transistor to V <sub>5ISNS</sub> when an external NPN is used. Leave V <sub>5ISNS</sub> unconnected when not using an external NPN. For more details, see the <a href="#">V5 Linear Regulator</a> section.
F9	V <sub>5BASE</sub>	5V Linear Regulator Output. Connect the base of the transistor to V <sub>5BASE</sub> when an external NPN is used. Connect V <sub>5BASE</sub> directly to V <sub>5</sub> when an external NPN is not used. For more details, see the <a href="#">V5 Linear Regulator</a> section.
F8	V <sub>5</sub>	5V Supply Input/5V Linear Regulator Feedback Input. Bypass V <sub>5</sub> to GND with a 2.2μF (typ) capacitor as close to the device as possible when not using an external NPN. Bypass V <sub>5</sub> to GND with a 4.7μF (min) capacitor when using an external NPN. For more details, see the <a href="#">V5 Linear Regulator</a> section.
E8	V <sub>18LIN</sub>	1.8V Linear Regulator Input. Connect V <sub>18LIN</sub> to V <sub>33</sub> or to external power supply from 2.7V to 5.5V. Bypass V <sub>18LIN</sub> to GND with a 1μF (typ) capacitor as close to the device as possible. Connect V <sub>18LIN</sub> to V <sub>18</sub> to disable the 1.8V linear regulator.
F7	V <sub>18</sub>	1.8V Supply Input/Linear Regulator Output. Bypass V <sub>18</sub> to GND with a 2.2μF (typ) capacitor as close to the device as possible. Connect V <sub>18</sub> to V <sub>18LIN</sub> to disable the 1.8V linear regulator. Connect an external 1.8V to V <sub>18</sub> when the regulator is disabled.
E7	V <sub>33</sub>	3.3V Linear Regulator Output. Bypass V <sub>33</sub> to GND 2.2μF (typ) capacitor as close to the device as possible.
E3	V <sub>5A</sub>	5V Analog Supply Input. Bypass V <sub>5A</sub> to GND with a 100nF (typ) capacitor as close to the device as possible. Connect a 5V supply to V <sub>5A</sub> .
E2, E4	AGND	Analog Ground. For more details, see the <a href="#">Layout and Grounding</a> section.
B8	V <sub>L1</sub>	Logic I/O Bank 1 Supply Input. Bypass V <sub>L1</sub> to GND with a 100nF (typ) capacitor as close to the device as possible. Connect V <sub>L1</sub> to a power supply from 2.2V to 5.5V.
B4	V <sub>L2</sub>	Logic I/O Bank 2 Supply Input. X. Bypass V <sub>L2</sub> to GND with a 100nF (typ) capacitor to GND as close to the device as possible. Connect V <sub>L2</sub> to a supply from 1.65V to 5.5V.
C4	DGND	Digital Ground. For more details, see the <a href="#">Layout and Grounding</a> section.



A1, D4, D5, D6, F1	GND	Ground. For more details, see the <a href="#">Layout and Grounding</a> section.
<b>24V INTERFACE</b>		
C10	C/Q	IO-Link Transceiver Input/Output. C/Q is used for IO-Link communication.
A10, B10, D7	IOLGND	IO-Link Power Ground. For more details, see the <a href="#">Layout and Grounding</a> section.
<b>921kHz PRECISION OSCILLATOR</b>		
F4	ORES	921kHz Precision Oscillator Resistor. Connect a high accuracy ( $\pm 0.1\%$ ) 10k $\Omega$ resistor between ORES and OGND.
F3	OGND	Internal Oscillator Ground. For more details, see the <a href="#">Layout and Grounding</a> section.
<b>LEDs (LED1, LED2) AND RESET/POK</b>		
C9	LED1	Open-drain LED Output 1.
B9	LED2	Open-drain LED Output 2.
F6	RESET/ POK	Dual Function Active-Low Reset Input and Open-Drain Power-OK (POK) Output. RESET/POK asserts low when $V_5$ or $V_{18}$ fall below their undervoltage lockout (UVLO) threshold. RESET/POK asserts high after $V_5$ and $V_{18}$ exceed their UVLO thresholds. Drive RESET/POK low to reset the device. Connect RESET/POK to $V_{L1}$ or $V_{L2}$ through a 10k $\Omega$ resistor.
<b>VARIABLE RESISTORS (R1, R2, R3, R4)</b>		
E1	R1A	R1 Variable Resistor Side A.
D3	R1B	R1 Variable Resistor Side B.
D2	R1W	R1 Variable Resistor Wiper.
D1	R2A	R2 Variable Resistor Side A.
C3	R2B	R2 Variable Resistor Side B.
C2	R2W	R2 Variable Resistor Wiper.
C1	R3A	R3 Variable Resistor.
F2	R4A	R4 Variable Resistor.
<b>COMPARATOR AND DAC</b>		
A4	CMPO	Comparator Output.
B1	CIP	Comparator Positive Input.
B3	DACO	DAC Output.
B2	CIN	Comparator Negative Input.
<b>ADC</b>		
A2	ADP	ADC Positive Input.
A3	ADN	ADC Negative Input.
<b>BANK1 GPIOs (GPIO1_0 – GPIO1_6)</b>		
C8	GPIO1_0	Bank 1 GPIO 0. GPIO1_0 can be configured as a digital input, digital output, or as an interrupt input (IRQ0). For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
F5	GPIO1_1	Bank 1 GPIO 1. GPIO1_1 can be configured as a digital input, digital output, or as the SCL output of the I <sup>2</sup> C host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
E6	GPIO1_2	Bank 1 GPIO 2. GPIO1_2 can be configured as a digital input, digital output, or as the SDA signal of the I <sup>2</sup> C host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
E5	GPIO1_3	Bank 1 GPIO 3. GPIO1_3 can be configured as a digital input, digital output, an ADC input, a PWM output, or to indicate a PDOUT bit (PDOUT2). For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
C7	GPIO1_4	Bank 1 GPIO 4. GPIO1_4 can be configured as a digital input, digital output, an ADC input, or as a logic input for the PDIN data (PDIN2). For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.

C6	GPIO1_5	Bank 1 GPIO 5. GPIO1_5 can be configured as a digital input, digital output, an ADC input, or as a logic input for the PDIN data (PDIN1). For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
C5	GPIO1_6	Bank 1 GPIO 6. GPIO1_6 can be configured as a digital input, digital output, an ADC input, a PWM output, or to indicate a PDOUT bit (PDOUT1). For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
<b>BANK2 GPIOs (GPIO2_0 – GPIO2_4)</b>		
A9	GPIO2_0	Bank 2 GPIO 0. GPIO2_0 can be configured as a digital input, digital output, an interrupt input (IRQ1), an external clock input (MCLK), or as an active-low chip select (CS1) output when bank 2 GPIOs are configured as an SPI host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section. When configured as an MCLK input, connect an external clock from 1.843MHz to 14.74MHz to GPIO2_0. Request the User Guide for more information.
B6	GPIO2_1	Bank 2 GPIO 1. GPIO2_1 can be configured as a digital input, digital output, or as an active-low chip select (CS0) output when bank 2 GPIOs are configured as an SPI host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
A6	GPIO2_2	Bank 2 GPIO 2. GPIO2_2 can be configured as a digital input, digital output, or as the SCLK clock output when bank 2 GPIOs are configured as an SPI host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
B5	GPIO2_3	Bank 2 GPIO 3. GPIO2_3 can be configured as a digital input, digital output, or as a serial data MISO when bank 2 GPIOs are configured as an SPI host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
A5	GPIO2_4	Bank 2 GPIO 3. GPIO2_3 can be configured as a digital input, digital output, or as a serial data MOSI when bank 2 GPIOs are configured as an SPI host controller. For more details, see the <a href="#">General-Purpose Inputs/Outputs (GPIO1_x, GPIO2_x)</a> section.
<b>SWD DEBUG INTERFACE (SWEN, SWD, SWSCL)</b>		
B7	SWDEN	SWD or I <sup>2</sup> C Debug Interface Enable. Drive SWDEN high to enable the SWD debug interface. Drive SWDEN low to enable the I <sup>2</sup> C debug interface. For more details, request the MAX22522 the user guide.
A7	SWCLK/SCL	Debug Interface Clock Input. SWCLK/SCL is the serial debug clock input when SWDEN is high (SWD interface is enabled). SWCLK/SCL is the I <sup>2</sup> C SCL clock input if SWDEN is low. For more details, request the MAX22522 the user guide.
A8	SWDIO/SDA	Debug Interface Data Line. SWDIO/SDA is the serial debug data line when SWDEN is high. SWDIO/SDA is the I <sup>2</sup> C SDA data line when SWDEN is low. For more details, request the MAX22522 the user guide.

## Detailed Description

## Power

The MAX22522 requires three supplies for normal operation: a 24V supply (V<sub>24</sub>) for IO-Link communication, a 5V supply (V<sub>5</sub> and V<sub>5A</sub>) to power the integrated analog components, and a 1.8V supply (V<sub>18</sub>). The Cortex-M0, analog peripherals, and internal oscillators are powered from the V<sub>5</sub> and V<sub>18</sub> supplies.

An internal active diode provides a protected supply output, PV24. PV24 can drive loads up to 100mA (typ).

Additionally, three linear regulators (5V, 3.3V, and 1.8V) allow for a flexible supply structure from the  $V_{24}$  supply.

## Power-Up Sequencing

The MAX22522 initially uses an internal supply and reference circuitry to turn-on the linear regulators and active diode for PV24 when the V<sub>24</sub> supply rises. When the V<sub>18</sub> and V<sub>5</sub> voltages exceed their respective undervoltage lockout (UVLO) thresholds, the internal 18MHz raw oscillator is enabled. Once the internal supplies and the oscillator are stabilized, the MAX22522 drives **RESET/POK** high and the Cortex-M0 begins its boot-up sequence.

If the  $V_{18}$  or  $V_5$  voltage falls below the UVLO threshold at any time during power-up, the start-up procedure is restarted.

## PV24 Protected Supply

The MAX22522 generates a reverse-voltage protected and hot-plug safe supply from V<sub>24</sub>, PV24. PV24 powers on at a controlled rate and can support capacitive loads up to 1μF (typ). PV24 can drive loads up to 100mA (typ) during normal operation.

Connect PV24 to V<sub>SLIN</sub> to power the 5V and 3.3V linear regulators. If V<sub>18LIN</sub> = V<sub>33</sub>, then PV24 also powers the 1.8V linear regulator. Optionally, PV24 can be connected to the input of an external regulator, as shown in [Figure 4](#).




Figure 4. PV24 Power Scheme (a) PV24 Powered Directly with Internal Regulators (b) PV24 Powered by External DC-DC Regulator

## V<sub>5</sub> Linear Regulator

The V<sub>5</sub> regulator is capable of driving external loads up to 50mA (typ), including device and V<sub>33</sub> LDO current consumption. To drive larger loads, or to reduce power dissipation within the MAX22522, use an external pass transistor to generate the required 5V.

Bypass  $V_5$  to GND with a  $4.7\mu\text{F}$  (min) capacitor when using an external transistor. Connect  $V_{5\text{BASE}}$  to the base of the transistor to regulate the voltage and connect  $V_5$  to the emitter. Additionally, connect a  $4.7\text{k}\Omega$  resistor between  $V_{5\text{BASE}}$  and the emitter of the transistor when using the is configuration. For more details, see [Figure 5](#).




Figure 5. V<sub>5</sub> Regulator Configuration with an External NPN Transistor

Connect V<sub>5LIN</sub> to V<sub>5</sub> and connect V<sub>5</sub> to an external supply to disable the internal V<sub>5</sub> linear regulator. V<sub>5</sub> is the supply input for the internal analog and digital functions and must be supplied externally when the linear regulator is disabled. Ensure that V<sub>5</sub> is present for normal operation.

### V<sub>33</sub> Linear Regulator

The V<sub>33</sub> linear regulator is powered from V<sub>5</sub> and can drive loads up to 50mA (typ). Bypass V<sub>33</sub> to ground with at least 2.2μF (typ) for normal operation.

### V<sub>18</sub> Linear Regulator

The V<sub>18</sub> regulator is capable of driving external loads up to 50mA (typ). Connect V<sub>18LIN</sub> to V<sub>33</sub>, V<sub>5</sub>, or to an external supply from 2.7V to 5.5V to power the 1.8V internal regulator. Bypass V<sub>18</sub> to ground with at least 2.2μF (typ) for normal operation.

Connect V<sub>18LIN</sub> to V<sub>18</sub> to disable the internal 1.8V linear regulator. Connect an external 1.8V supply to V<sub>18</sub> when the internal regulator is disabled. Ensure that V<sub>18</sub> is present for normal operation.

### 24V Interface (V<sub>24</sub>, C/Q, IOLGND)

The MAX22522 features an IO-Link transceiver interface capable of operating with voltages up to 36V. This industrial standard interface includes the C/Q input/output, the V<sub>24</sub> supply, and the IO-Link ground (IOLGND).

The C/Q switching driver is programmable for high-side (PNP), low-side (NPN), or push-pull (PP) functionality, and operates over all of the COM1, COM2, and COM3 IO-Link data rates. Additionally, C/Q features a programmable current limit (50mA to 250mA), programmable rising and falling slew rates, and an integrated 2mA pull-up/pull-down that can be enabled/disabled.

### Variable Resistors (R1, R2)

The MAX22522 features two low-capacitance variable resistors, R1 and R2, that can be used in either potentiometer or rheostat modes. The 8-bit data in the R1 and R2 registers is decoded to one of 256 resistance settings each for R1 and R2.

R1 and R2 have an end-to-end impedance of 10kΩ (typ) and operate up to 5V. Ensure that the current into R1 and R2 does not exceed 2mA.

### Variable Resistors (R3, R4)

The MAX22522 features two variable resistors, R3 and R4, that are referenced to ground.

The 6-bit data in the R3 register is decoded to one of 64 settings for the R3 resistor. Resistance is linearly distributed between 1LSB to 63LSB. R3 has an end-to-end impedance of 60k $\Omega$  and is capable of operating up to 5V. Ensure that the current into R3A does not exceed 2mA. A code of 0x00 in the R3 register disables the variable resistor.

The 8-bit data in the R4 register is decoded to one of 256 settings for the R4 resistor. Resistance is linearly distributed between 1LSB to 255LSB. R4 has an end-to-end impedance of 10k $\Omega$  and is capable of operating up to 5V. Ensure that the current into R4A does not exceed 2mA.

### General-Purpose Inputs/Outputs (GPIO1\_x, GPIO2\_x)

The MAX22522 integrates 12 GPIO pins divided into two groups, or banks: Bank 1 and Bank 2. Bank 1 includes seven GPIOs (GPIO1\_0 to GPIO1\_6) powered by V<sub>L1</sub>. Bank 2 includes five GPIOs (GPIO2\_0 to GPIO2\_4) powered by V<sub>L2</sub>.

All GPIOs can be configured as outputs (open-drain or push-pull) or inputs, and feature pull-up/-downs that can be enabled or disabled. Additionally, each GPIO can be programmed with an individual alternate functionality.

[Figure 6](#) shows the GPIO pin logic. This logic applies to all GPIO pins in both Bank 1 and Bank 2.




Figure 6. GPIO Logic Circuit

### GPIO Alternate Functions

All GPIOs in Bank 1 and Bank 2 are configurable as standard I/Os. Additionally, each GPIO can be configured for specialized, or alternate functionality. Alternate functions are enabled by setting bits in the GPIO1\_ALT\_FUNC and/or GPIO2\_ALT\_FUNC registers.

[Table 1](#) shows the alternate functions for each GPIO in Bank 1. [Table 2](#) shows the alternate functions for each GPIO in Bank 2. Alternate functions automatically set the direction and output value of a given GPIO.

**Table 1. Bank 1 GPIO Alternate Functions**

BANK 1 GPIO	ALTERNATE FUNCTION	DESCRIPTION
GPIO1_0	IRQ0	IRQ0 input.
GPIO1_1	SCL	I <sup>2</sup> C clock line when configured as I <sup>2</sup> C host controller.
GPIO1_2	SDA	I <sup>2</sup> C data line when configured as I <sup>2</sup> C host controller.
GPIO1_3	PWM <sup>(1)</sup>	PWM output.
	PDOUT2 <sup>(2)</sup>	PDOut bit. For more details, refer to the MAX22522 user guide.
GPIO1_4	PDIN2	PDIn bit. For more details, refer to the MAX22522 user guide.
GPIO1_5	PDIN1	PDIn bit. For more details, refer to the MAX22522 user guide.
GPIO1_6	PDOUT1	PDOut bit. For more details, refer to the MAX22522 user guide.

(#) This is the level of precedence assigned to the bit when multiple alternate functions are enabled simultaneously. For example, when both (1) and (2) functions are enabled in the register, the pin operates with the (1) function only.

**Table 2. Bank 2 GPIO Alternate Functions**

BANK1 GPIO	ALTERNATE FUNCTION	DESCRIPTION
GPIO2_0	IRQ1 <sup>(1)</sup>	IRQ1 input.
	MCLK <sup>(2)</sup>	MCLK clock output.
	CS1	Chip select output 1 when configured for SPI host controller functionality. For more details, refer to the MAX22522 user guide.
GPIO2_1	CS0	Chip select output 0 when configured for SPI host controller functionality. For more details, refer to the MAX22522 user guide.
GPIO2_2	SCLK	SPI clock output when configured for SPI host controller functionality. For more details, refer to the MAX22522 user guide.
GPIO2_3	MISO	Serial data output when configured for SPI host controller functionality. For more details, refer to the MAX22522 user guide.
GPIO2_4	MOSI	Serial data input when configured for SPI host controller functionality. For more details, refer to the MAX22522 user guide.

(#) This is the level of precedence assigned to the bit when multiple alternate functions are enabled simultaneously. For example, when both (1) and (2) functions are enabled in the register, the pin operates with the (1) function only.

Note that the MAX22522 enables the first function in the table of each GPIO, when multiple functions are selected. For example, if both PWM and PDOUT2 are enabled for GPIO1\_3, it operates as a PWM output.

Some alternate functions depend on other configurations and settings in other registers. For example, the MCLK function on GPIO2\_0 is enabled and configured using the clock control register. This functionality also disables any other functions for this GPIO. For more details, refer to the MAX22522 user guide and Register Table.

### High Speed Comparator and DAC (CMP, DAC)

The MAX22522 features a high speed, rail-to-rail, 5V tolerant comparator, CMP, and analog-to-digital converter (DAC). Enable and configure the comparator and DAC by writing to the CMP and DAC registers, as shown in the MAX22522 user guide and Register Table. CMP and DAC are powered by the  $V_{5A}$  supply and are referenced to AGND.

### Analog-to-Digital Converter (ADC)

The MAX22522 features an integrated 13-bit (12-bit-plus-sign) SAR ADC. The ADC can directly sample signals on the ADP and ADN pins, GPIO1\_3 to GPIO1\_6 I/Os, an internal reference, or an internal PTAT thermal sensor using an internal buffer (Figure 7).




Figure 7. ADC Input Structure

The ADC and ADC buffer input are powered by the  $V_{5A}$  supply. The ADC is referenced to the internal 1.25V (typ)  $V_{ADC\_REF}$  voltage. Ensure that the voltages on the ADC inputs do not exceed the [Absolute Maximum Ratings](#) for each pin. ADP and ADN analog inputs can range from 0V to 1.8V (typ) references to DGND, however signal inputs at the multiplexer have a 5V tolerance.

### Clock Control

The MAX22522 can generate all of the required clock references internally. An internal 18MHz (typ) raw oscillator is implemented for power-up and watchdog functions. An internal 921.6kHz precise oscillator is available after power-up for IO-Link communication. An external clock may be connected by configuring GPIO2\_0 as the MCLK input. See [Figure 8](#).




Figure 8. Clock Configuration

The clock control configuration registers should be programmed as soon as the initialization sequence is complete, as shown in the Register Map and MAX22522 user guide, as part of the application program.

### Timers and System Watchdog

The MAX22522 features a system watchdog counter, a standard Cortex-M0 SysTick timer, and an additional enhanced timer used to count external events or generate a PWM/TOGGLE output signal (single-cycle or continuous).

#### SysTick Timer

The MAX22522 includes a SysTick timer, standard in an ARM Cortex-M0. For more details on this timer, refer to the ARM website.

### IO-Link Data Link Layer

The MAX22522 integrates a fully functional IO-Link device data link layer state machine capable of handling both cyclic and acyclic data transmission types, as shown in the IO-Link standard version 1.1.4.

#### SIO Mode

The transceiver is configured to operate in SIO mode when powered up, and following a hardware or software reset. In SIO mode, the C/Q driver is controlled bits in the TX\_CTRL register. C/Q is configurable for low-side (NPN), high-side (PNP), or push-pull (PP) operation and features a programmable current limit and slew rate.

### Wake-Up and Establish COM

The transceiver features an integrated IO-Link establish communication sequencer to autonomously manages the IO-Link communication sequence when a valid wake-up pulse is detected.

### Process Data Transfers

#### Process Data Output (PDOut)

The MAX22522 features a process data out (PDOut) buffer architecture that supports up to 32-byte IO-Link PDOut data with buffering for reliable data transfer. The integrated IO-Link state machine autonomously executes the tasks supporting Process Data Output from the IO-Link master.

**Process Data Input (PDIn)**

The MAX22522 features a process data in (PDIn) buffer that supports up to 32-byte IO-Link PDIn data. The integrated IO-Link state machine manages all real-time tasks related to Process Data Input from the PDIn buffer to the IO-Link master.

**ISDU Transmission**

The integrated state machine manages the real-time tasks to support ISDU data transfer in both IN (that is, from the IO-Link device to the IO-Link master) and OUT (that is, from the IO-Link master to the device) directions. The MAX22522 integrates a 256-bytes ISDU buffer for both IN and OUT directions.

**LED1, LED2: Status and Diagnostic Indicators**

The MAX22522 integrates two open-drain outputs for controlling LEDs (LED1 and LED2). These pins can be used as indicators of active SDCI communication and are controlled by setting bits in the LED1CTRMSB, LED1CTRLSB, LED2CTRMSB, and LED2CTRLSB registers.



## Applications Information

### Power Dissipation and Thermal Considerations

Total power dissipation depends on the quiescent power generated in the device, the power dissipated in the C/Q driver, and the power generated by the internal linear regulators (V<sub>5</sub>, V<sub>33</sub>, and V<sub>18</sub>). If other peripherals are not driving large loads, power dissipation for those can typically be neglected.

Total power dissipation for the device is calculated using the following equation:

$$P_{TOTAL} = P_{CQ} + P_{V24} + P_{PU} + P_{PD}$$

where  $P_{CQ}$  is the power dissipated in the C/Q driver,  $P_{V24}$  is the quiescent power dissipated by the device, and  $P_{PU}$  and  $P_{PD}$  are the power dissipated in the C/Q pull-up/pull-down current sources/sinks, respectively.

Ensure that the total power dissipation is less than the limits listed in the [Absolute Maximum Ratings](#) section.

When using the internal regulators (V<sub>5LIN</sub> = V<sub>24</sub> and V<sub>18LIN</sub> = V<sub>33</sub>), use the following equations to calculate the power dissipation due to the C/Q driver:

$$P_{CQ} = [I_{CQ}(\max)]^2 \times R_{ON}$$

where  $R_{ON}$  driver on-resistance.

Calculate the quiescent power dissipation in the device using the following equation:

$$P_{V24} = I_{24}(\max) \times V_{24}(\max)$$

If the 2mA current sinks/sources are enabled, calculate their associated power dissipation as:

$$P_{PD} = I_{PD}(\max) \times V_{CQ}(\max)$$

$$P_{PU} = I_{PU}(\max) \times [V_{24} - V_{CQ}](\max)$$

Note that most of the power is dissipated in the linear regulators. Calculate the power dissipated in the linear regulators as follows:

Assuming V<sub>24</sub> is used to power the V<sub>5</sub> linear regulator, calculate the power dissipation in the 5V linear regulator, V<sub>5</sub>, using the following equation:

$$P_{V5} = (V_{24} - V_5) \times I_{V5\_LOAD}$$

where  $I_{V5\_LOAD}$  includes the  $I_{V33\_LOAD}$  current sourced from V<sub>33</sub>.

When using an external source to supply V<sub>5</sub> (V<sub>5LIN</sub> = V<sub>5</sub> = external 5V), the power dissipation for the V<sub>5</sub> regulator is calculated as  $P_{V5} = V_5 \times I_{V5\_LOAD}$ .

Calculate power dissipated in the 3.3V linear regulator, V<sub>33</sub>, using the following equation:

$$P_{V33} = 1.7V \times I_{V33\_LOAD}$$

where  $I_{V33\_LOAD}$  includes the  $I_{V18\_LOAD}$  current sourced from V<sub>18</sub>.

Assuming that V<sub>18LIN</sub> = V<sub>33</sub>, calculate the power dissipated in the 1.8V linear regulator, V<sub>18</sub>, using the following equation:

$$P_{V18} = 1.5V \times I_{V18\_LOAD}$$

Alternately, when using an external source to supply V<sub>18</sub> (V<sub>18LIN</sub> = V<sub>18</sub> = external 1.8V), the power dissipation for the V<sub>18</sub> regulator is calculated as  $P_{V18} = V_{18} \times I_{V18\_LOAD}$ .

### EMC Protection

The MAX22522 features integrated surge protection of  $\pm 1.2kV/500\Omega$  for 1.2 $\mu s$ /50 $\mu s$  surge on the V<sub>24</sub>, C/Q, and IOLGND pins.

External TVS diodes are required to meet higher levels of surge and ESD protection. When using external TVS, ensure that the TVS diode peak clamping voltage is within the absolute maximum voltage ratings.

## Layout and Grounding

Layout for the MAX22522 is important to ensure that all functions operate with minimal interference.

The MAX22522 features five ground pins: ground (GND), analog ground (AGND), digital ground (DGND), the precision oscillator return/ground (OGND), and IO-Link ground (IOLGND). For the best performance, use a star ground layout.

V<sub>24</sub>, C/Q, and IOLGND pins are connected directly to the IO-Link connector. For EMC purposes, keep the IOLGND separated from other ground to ensure that all IO-Link and field-related currents return to IOLGND. Connect all bypass capacitors and other components from V<sub>24</sub> and C/Q directly to the IOLGND. Connect the IOLGND to the GND ground layer at one point.

Bypass all supply pins for the IC (V<sub>5</sub>, V<sub>33</sub>, V<sub>18</sub>, V<sub>L1</sub>, V<sub>L2</sub>, and PV<sub>24</sub>) to the GND pin and connect directly to a ground plane. Bypass capacitors must be placed as close to the IC as possible.

The V<sub>5A</sub> supply, variable resistors, and comparators are all referenced to the analog ground (AGND). Bypass V<sub>5A</sub> to AGND as close to the device as possible.

The ADC and internal digital circuitry are referenced to the digital ground (DGND). Bank 1 and Bank 2 GPIOs are referenced to GND.

Connect the OGND return directly to the GND ground plane and be as close to the OGND bump as possible.

For best analog-front-end performance, the AGND and DGND islands should only connect to the GND ground plane at one point. This is typically the same point where the IOLGND is connected to GND.

## Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE	PITCH (mm)
MAX22522AWU+	-40°C to +125°C	60 WLP	0.4
MAX22522AWU+T	-40°C to +125°C	60 WLP	0.4

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

## Chip Information

PROCESS: BiCMOS

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/25	Initial release	—

## NOTES

