

MAX20357A

Power Line Communication with ModelGauge Fuel Gauge and Charger

General Description

The MAX20357A is a power line communication (PLC) slave with ModelGauge™ m5 EZ fuel gauge and charger. With the MAX20355A, the MAX20357A provides a complete system solution for charging and data transfer between a charging case and a battery-powered device over a single contact.

The PLC interface is capable of 100kbps throughput while simultaneously providing 200mA of charging/system current per channel. A 4Mbaud half-duplex data-only UART mode provides an easy and fast method for firmware updates, debugging interface, and factory modes.

The charger on slave device MAX20357A controls the output of the 3.3W buck-boost converter in the MAX20355A with dynamic voltage scaling (DVS).

The MAX20357A integrates an ultra-low power fuel gauge which implements the ModelGauge m5 algorithm. The IC monitors a single-cell battery pack and supports internal current sensing.

Additional features include comprehensive master device insertion and removal notifications, moisture detection, overcurrent protection, and 8kV contact-rated ESD protection on the PLC output.

Applications


- True Wireless Stereo Headphones
- Augmented Reality Glasses
- Wearable Devices

Benefits and Features

- Power Line Communication (PLC) Interface
 - 100kbps System Throughput
 - 167.7kbps Bit Rate
 - 200mA Dual-Slave and 400mA Mono-Slave Output Charging Current
 - Automatic Earbud Insertion/Removal Detection
 - 4Mbaud, Half-Duplex, Data-Only UART Mode
 - PLC Controllable GPIOs, Reset and Shipping Mode
- High-Efficiency Autonomous Charging System
 - 90% End-to-End Charging Efficiency from Master to Slave Battery
 - 400mA Integrated Linear Charger
 - Optimized Charging Efficiency by Automatic DVS Negotiation between Master and Slave
- Robust PLC Output Protection Features
 - Highly Flexible Moisture Detection Block
 - Input Current Limiting
 - 8kV Contact ESD Protection
- Small Solution Size
 - Low External Component Count
 - 2.69mm x 2.69mm, 36-Bump, 0.4mm Pitch Wafer-Level Package (WLP)

Ordering information appears at end of data sheet.

Simplified Application Circuit



ModelGauge is a trademark of Maxim Integrated Products, Inc.

Absolute Maximum Ratings

VDIG to GND	-0.3V to +2V
PLC, CHG_OUT, SYS, BAT, THM, UART_TX, UART_RX to GND	-0.3V to +6V
SDA, SCL, $\overline{\text{INT}}$, EN, GPIO1, GPIO2, GPIO3, GPIO4 to GND	-0.3V to +6V
$\overline{\text{ALRT}}$ to GND	-0.3V to +17V
CTB to GND	-0.3V to +6V
CTB to BAT	+0.3V
GDIG to GND	-0.3V to +0.3V
PLC (Continuous current)	550mA
CHG_OUT (Continuous current)	450mA
BAT to CHG_OUT (SYS Power Path) Sense Resistor Current Limit (100%, continuous utilization)	250mA

BAT to CHG_OUT (SYS Power Path) Sense Resistor Current Limit (10% utilization)	350mA
BAT to CHG_OUT (SYS Power Path) Sense Resistor Current Limit (Peak pulsed current, 250ms maximum pulse width, 10% maximum duty cycle, 1% utilization)	450mA
Any Other Pin (Continuous current)	20mA
Continuous Power Dissipation (Multilayer Board) ($T_A = +70^\circ\text{C}$, derate 21.87mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$)	1.75W
Operating Temperature Range	-40°C to $+85^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
Storage Temperature Range	-40°C to $+150^\circ\text{C}$
Soldering Temperature (reflow)	$+260^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

WLP

Package Code	W362J2+1
Outline Number	21-100525
Thermal Resistance, Four Layer Board:	
Junction-to-Ambient (θ_{JA})	45.72 $^\circ\text{C}/\text{W}$

Electrical Characteristics

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{BAT} = 3.7\text{V}$, $C_{DIG} = 1\mu\text{F}$, $C_{SYS} = 1\mu\text{F}$, $C_{BAT} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
GLOBAL POWER SUPPLIES (PLC, BAT)						
PLC Supply Current	I_{PLC}	Master found, Charger and SYS LDO enabled, $I_{CHG} = I_{SYS} = 0\text{mA}$, fuel gauge disabled, PLC communication not active		380	650	μA
PLC Valid Supply Voltage	V_{PLC_DET}			3		V
PLC Detection Debounce Time	t_{PLC_DEB}			19		ms
BAT Input Start-Up Voltage	V_{BAT_STUP}		2.9			V
BAT Input Voltage Range	V_{BAT_RNG}		2.8		5.5	V
BAT Supply Current	I_{BAT1}	Master detection state, $V_{BAT} = 3.7\text{V}$, fuel gauge disabled		2.8	30	μA
	I_{BAT2}	Master found, $V_{BAT} = 4.2\text{V}$, device in PLC IDLE state, averaged, fuel gauge disabled		11	40	
	I_{BAT3}	EN = 0, $V_{BAT} = 3.7\text{V}$, device disabled (OFF state)		0.6	2	

(T_A = -40°C to +85°C, V_{BAT} = 3.7V, C_{DIG} = 1µF, C_{SYS} = 1µF, C_{BAT} = 1µF. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
	I _{BAT4}	EN = 0, V _{BAT} = 3.7V, device disabled	SEAL mode (SYSUVLO or SEAL mode)		165		nA
INTERNAL SUPPLIES, UVLO							
Internal V _{DIG} Regulator	V _{DIG}			1.71	1.80	1.89	V
V _{DIG} UVLO Threshold	V _{DIG_UVLOR}	V _{DIG} rising		1.61		1.715	V
	V _{DIG_UVLOF}	V _{DIG} falling		1.51		1.61	
	V _{DIG_UVLO_H}				100		mV
Internal V _{CCINT} LDO	V _{CCINT_LDO}	V _{PLC} present			2.8		V
V _{CCINT} UVLO (POR) Threshold	V _{CCINT_UVLO_R}	Supply rising		2.25	2.47	2.72	V
	V _{CCINT_UVLO_F}	Supply falling		2.2	2.42	2.67	
	V _{CCINT_UVLO_H}				50		mV
V _{OTP_OK} UVLO Threshold	V _{OTP_OK_UVL_OF}	Supply falling		2.6	2.75	2.9	V
	V _{OTP_OK_UVL_OH}				50		mV
V _{CCINT} FG UVLO Threshold	V _{CCINT_FGUV_LR}	Supply rising		2.47	2.55	2.63	V
	V _{CCINT_FGUV_LF}	Supply falling		2.42	2.50	2.58	
	V _{CCINT_FGUV_LH}				50		mV
Battery Presence, FG BATUVLO Threshold	V _{BP_FG_UVLO_R}	PLC valid present		2.48	2.55	2.6	V
	V _{BP_FG_UVLO_F}	PLC valid present		2.45	2.5	2.55	
	V _{BP_FG_UVLO_H}	PLC valid present			50		mV
BAT Pulldown Resistance	RPD _{BAT}	BattPullDown = 0b1			3		kΩ
SYS UVLO Threshold	V _{SYS_UVLO1F}	SYSUVLOThSel = 0b00	V _{SYS} falling	2.60	2.70	2.80	V
	V _{SYS_UVLO2F}	SYSUVLOThSel = 0b01	V _{SYS} falling	2.80	2.90	3.00	
	V _{SYS_UVLO3F}	SYSUVLOThSel = 0b10	V _{SYS} falling	2.90	3.00	3.10	
	V _{SYS_UVLO4F}	SYSUVLOThSel = 0b11	V _{SYS} falling	3.10	3.20	3.30	
	V _{SYS_UVLO_HYS}				50		mV
POWER LINE COMMUNICATION (PLC)							
Data Throughput	TP _{DAT}	Maximum output current			>100		kbps
UART SWITCH							
Analog Signal Range	V _{UART_RNG}			0		V _{BAT}	V
On-Resistance	R _{ONUART}				9	15	Ω

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
On-Resistance Flatness	R_{FLATUART}				0.1	0.3	Ω
Off-Leakage Current	$I_{\text{LUART(OFF)}}$					1	μA
On-Leakage Current	$I_{\text{LUART(ON)}}$	$V_{\text{UART}} = 0\text{V}$, $V_{\text{BAT}} = 3.7\text{V}$				1	μA
		$V_{\text{UART}} = 5.5\text{V}$, $V_{\text{BAT}} = 5.5\text{V}$				10	
UART TIMING							
Enter UART Delay Time	$t_{\text{UART_DELAY}}$	From $V_{\text{PLC}} < 2.9\text{V}$ to UART Done			20.2		ms
Exit UART Idle Time	$t_{\text{UART_IDLE}}$	From UART idle to UART switch open			0.5		s
Exit UART Switch Open Time	$t_{\text{SW_OPN}}$	From UART switch open to UART exit			0.6		s
UART OVERVOLTAGE							
PLC Overvoltage Threshold	$V_{\text{UART_OVR}}$	V_{PLC} rising			2.2		V
	$V_{\text{UART_OVF}}$	V_{PLC} falling			2.05		
Delay from Overvoltage Detection to UART Switch-Off	$t_{\text{UART_OV_OPN}}$	Measured with V_{PLC} rising from 2.1V up to 2.3V			0.5		μs
WATCHDOG TIMING							
Watchdog Timeout	$t_{\text{WD_TO}}$	$\text{wd_eoc_sel} = 0\text{b}00$			4		s
		$\text{wd_eoc_sel} = 0\text{b}01$			8		
		$\text{wd_eoc_sel} = 0\text{b}10$			16		
		$\text{wd_eoc_sel} = 0\text{b}11$			32		
BATTERY CHARGER (PLC TO BAT)							
PLC to BAT Charge Current Reduction Threshold	$V_{\text{PLC_BAT_LIM}}$	Measured as $V_{\text{PLC}} - V_{\text{BAT}}$, $V_{\text{BAT}} = 4.0\text{V}$	$\text{PLC_DROP} = 0\text{b}000$		50		mV
			$\text{PLC_DROP} = 0\text{b}001$		75		
			$\text{PLC_DROP} = 0\text{b}010$		100		
			$\text{PLC_DROP} = 0\text{b}011$		125		
PLC to BAT Charge Current Reduction Threshold	$V_{\text{PLC_BAT_LIM}}$	Measured as $V_{\text{PLC}} - V_{\text{BAT}}$, $V_{\text{BAT}} = 4.0\text{V}$	$\text{PLC_DROP} = 0\text{b}100$		150		mV
			$\text{PLC_DROP} = 0\text{b}101$		175		
			$\text{PLC_DROP} = 0\text{b}110$		200		
			$\text{PLC_DROP} = 0\text{b}111$		225		
Precharge Current	I_{PCHG}	$\text{IPChg} = 0\text{b}00$			$0.047 \times I_{\text{FCHG2}}$		mA
		$\text{IPChg} = 0\text{b}01$		$0.070 \times I_{\text{FCHG2}}$	$0.094 \times I_{\text{FCHG2}}$	$0.12 \times I_{\text{FCHG2}}$	
		$\text{IPChg} = 0\text{b}10$			$0.20 \times I_{\text{FCHG2}}$		
		$\text{IPChg} = 0\text{b}11$			$0.30 \times I_{\text{FCHG2}}$		
Precharge Threshold	$V_{\text{BAT_PCHG}}$	V_{BAT} rising	$V_{\text{PChg}} = 0\text{b}000$		2.7		V

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		VPChg = 0b001		2.8		
		VPChg = 0b010		2.9		
		VPChg = 0b011		3.0		
		VPChg = 0b100		3.1		
		VPChg = 0b101		3.2		
		VPChg = 0b110		3.3		
		VPChg = 0b111		3.4		
Precharge Threshold Hysteresis	$V_{\text{BAT_PCHG_H}}$			120		mV
Step Charge Threshold	$V_{\text{BAT_STPCHG}}$	V_{BAT} rising	ChgStepRise = 0b0000	3.80		V
			ChgStepRise = 0b0001	3.85		
			ChgStepRise = 0b0010	3.90		
			ChgStepRise = 0b0011	3.95		
			ChgStepRise = 0b0100	4.00		
			ChgStepRise = 0b0101	4.05		
			ChgStepRise = 0b0110	4.10		
			ChgStepRise = 0b0111	4.15		
			ChgStepRise = 0b1000	4.20		
			ChgStepRise = 0b1001	4.25		
			ChgStepRise = 0b1010	4.30		
			ChgStepRise = 0b1011	4.35		
			ChgStepRise = 0b1100	4.40		
			ChgStepRise = 0b1101	4.45		
Step Charge Threshold Hysteresis	$V_{\text{BAT_STPCHG_H}}$	ChgStepHyst = 0b000		100		mV
		ChgStepHyst = 0b001		200		
		ChgStepHyst = 0b010		300		
		ChgStepHyst = 0b011		400		
		ChgStepHyst = 0b100		500		
		ChgStepHyst = 0b101		600		
		ChgStepHyst = 0b110		600		

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		ChgStepHyst = 0b111			600		
Fast-Charge Current Zone 1	I _{FCHG1}	CC1IFChg = 0b0000000 to 0b0111100			5 to 65 step 1		mA
		CC1IFChg = 0b0111101 to 0b1001111			70 to 160 step 5		
		CC1IFChg = 0b1010000 to 0b1010011			170 to 200 step 10		
		CC1IFChg = 0b1010100 to 0b1111111			200		
Fast-Charge Current Zone 2	I _{FCHG2}	CC2IFChg = 0b0000000 to 0b0111100			5 to 65 step 1		mA
Fast-Charge Current Zone 2	I _{FCHG2}	CC2IFChg = 0b0111101 to 0b1001111			70 to 160 step 5		mA
		CC2IFChg = 0b1010000 to 0b1010011			170 to 200 step 10		
		CC2IFChg = 0b1010100 to 0b1111111			200		
Battery-Regulation Voltage	V _{BATREG}	BatReg = 0b001111 to 0b110111			4.05 to 4.6 step 10m		V
		BatReg = 0b111000 to 0b111111			4.6		
Battery-Regulation Voltage	V _{BATREG}	BatReg = 0b001111, $T_A = +25^{\circ}\text{C}$		4.1958	4.200	4.2042	V
		BatReg = 0b001111		4.179	4.200	4.221	
Battery Recharge Threshold	V _{BAT_RECHG}	Charger recharge threshold to BatReg	BatReChg = 0b00		-50		mV
			BatReChg = 0b01		-100		
			BatReChg = 0b10		-150		
			BatReChg = 0b11		-200		
Precharge Timer	t _{PCHG}	PChgTmr = 0b00			30		min
		PChgTmr = 0b01			60		
		PChgTmr = 0b10			120		
		PChgTmr = 0b11			240		
Fast Charge CC1 Timer	t _{FCHG1}	CC1FChgTmr = 0b00			30		min
		CC1FChgTmr = 0b01			60		
		CC1FChgTmr = 0b10			120		
		CC1FChgTmr = 0b11			240		
Charger Safety Timer	t _{CHG}	ChgTmr = 0b00			75		min
Charger Safety Timer	t _{CHG}	ChgTmr = 0b01			150		min
		ChgTmr = 0b10			300		
		ChgTmr = 0b11			600		
Charge Done Qualification	I _{CHG_DONE}	IChgDone = 0b00			0.023 × I _{FCHG2}		mA
		IChgDone = 0b01			0.051 × I _{FCHG2}		

($T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		IChgDone = 0b10		$0.091 \times I_{\text{FCHG2}}$	$0.10 \times I_{\text{FCHG2}}$	$0.11 \times I_{\text{FCHG2}}$	
		IChgDone = 0b11			$0.20 \times I_{\text{FCHG2}}$		
Maximum Maintain Charge Time	t_{MTCHG}	MtChgTmr = 0b00			0		min
		MtChgTmr = 0b01			15		
		MtChgTmr = 0b10			30		
		MtChgTmr = 0b11			60		
Timer Accuracy	$t_{\text{CHG_ACC}}$			-10		+10	%
Fast-Charge Timer Extend Current Threshold	$I_{\text{FCHG_TEXT}}$	See Figure 16			50		% $I_{\text{FCHG1,2}}$
Fast-Charge Timer Suspend Current Threshold	$I_{\text{FCHG_TSUS}}$	See Figure 16			20		% $I_{\text{FCHG1,2}}$
Battery Regulation Voltage Reduction due to Temperature	$V_{\text{BAT_REG_JTA}}$	ChgCool/Room/WarmBatReg = 0b00			$V_{\text{BAT_REG}} - 0.15$		V
		ChgCool/Room/WarmBatReg = 0b01			$V_{\text{BAT_REG}} - 0.1$		
		ChgCool/Room/WarmBatReg = 0b10			$V_{\text{BAT_REG}} - 0.05$		
		ChgCool/Room/WarmBatReg = 0b11			$V_{\text{BAT_REG}}$		
Fast-Charge Current Reduction due to Temperature	$I_{\text{FCHG_JTA}}$	CCxIFChg = CC1IFChg or CC2IFChg based on Step Charge comparator status	ChgCool/Room/WarmCCxIFChg = 0b000		20		% $I_{\text{FCHG1,2}}$
			ChgCool/Room/WarmCCxIFChg = 0b001		30		
			ChgCool/Room/WarmCCxIFChg = 0b010		40		
			ChgCool/Room/WarmCCxIFChg = 0b011		50		
		CCxIFChg = CC1IFChg or CC2IFChg based on Step Charge comparator status	ChgCool/Room/WarmCCxIFChg = 0b100		60		
			ChgCool/Room/WarmCCxIFChg = 0b101		70		
			ChgCool/Room/WarmCCxIFChg = 0b110		80		
			ChgCool/Room/WarmCCxIFChg = 0b111		100		
Reverse Protection Threshold	$V_{\text{CHG_REV_TH}}$	V_{BAT} raising over V_{PLC}	$V_{\text{BAT}} - V_{\text{PLC}}$		25		mV

(T_A = -40°C to +85°C, V_{BAT} = 3.7V, C_{DIG} = 1µF, C_{SYS} = 1µF, C_{BAT} = 1µF. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
	V _{CHG_REV_HYS}	V _{BAT} raising over V _{PLC}	V _{BAT} - V _{PLC}		50		
LDO (PLC TO SYS)							
PLC to SYS Current Reduction Threshold	V _{PLC_SYS_LIM}	Measured as V _{PLC} - V _{SYS}	PLC_DROP = 0b000 SysMin = 0b0000		50		mV
			PLC_DROP = 0b001 SysMin = 0b0000		75		
			PLC_DROP = 0b010 SysMin = 0b0000		100		
			PLC_DROP = 0b011 SysMin = 0b0000		125		
		Measured as V _{PLC} - V _{SYS}	PLC_DROP = 0b100 SysMin = 0b0000		150		
			PLC_DROP = 0b101 SysMin = 0b0000		175		
			PLC_DROP = 0b110 SysMin = 0b0000		200		
			PLC_DROP = 0b111 SysMin = 0b0000		225		
LDO Output Current Limit	I _{LDO_LIM}			3.125 to 200, step 3.125		mA	
Minimum SYS Voltage	V _{SYS_MIN}	V _{BAT} = 2.8V	SysMin = 0b0000	2.97	3.0	3.03	V
			SysMin = 0b0001		3.1		
			SysMin = 0b0010		3.2		
			SysMin = 0b0011		3.3		
			SysMin = 0b0100	3.366	3.4	3.434	
			SysMin = 0101		3.5		
			SysMin = 0b0110		3.6		
			SysMin = 0b0111		3.7		
			SysMin = 0b1000		3.8		
			SysMin = 0b1001		3.9		
			SysMin = 0b1010		4.0		
			SysMin = 0b1011		4.1		
			SysMin = 0b1100		4.2		
			SysMin = 0b1101		4.3		
SysMin = 0b1110		4.4					
SysMin = 0b1111		4.5					
SYS Regulation Voltage	V _{SYS_REG}	V _{BAT} = 3V	SysMin = 0b0000		V _{BAT}		V

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Reverse Protection Threshold	$V_{\text{LDO_REV_TH}}$	V_{SYS} raising over V_{PLC}	$V_{\text{SYS}} - V_{\text{PLC}}$		25		mV
Reverse Protection Threshold Hysteresis	$V_{\text{LDO_REV_HYS}}$	$V_{\text{SYS}} - V_{\text{PLC}}$			50		mV
POWER PATH (BAT TO SYS)							
BAT to SYS On Resistance	R_{PP}	$V_{\text{BAT}} = 4.35\text{V}$, $I_{\text{SYS}} = 200\text{mA}$, SYS LDO disabled			200	290	m Ω
BAT to SYS On Threshold	$V_{\text{BAT_SYS_ON}}$	LDO enabled, $V_{\text{BAT}} = 4.35\text{V}$, $V_{\text{PLC}} = 3.5\text{V}$, $I_{\text{SYS}} = 10\text{mA}$, measured as $V_{\text{BAT}} - V_{\text{SYS}}$	PP_drp = 0b000	14	25	36	mV
			PP_drp = 0b001	25	37.5	50	
		LDO enabled, $V_{\text{BAT}} = 4.35\text{V}$, $V_{\text{PLC}} = 3.5\text{V}$, $I_{\text{SYS}} = 10\text{mA}$, measured as $V_{\text{BAT}} - V_{\text{SYS}}$	PP_drp = 0b010	37.5	50	62.5	
		LDO enabled, $V_{\text{BAT}} = 4.35\text{V}$, $V_{\text{PLC}} = 3.5\text{V}$, $I_{\text{SYS}} = 10\text{mA}$, measured as $V_{\text{BAT}} - V_{\text{SYS}}$	PP_drp = 0b011	50	62.5	75	
			PP_drp = 0b100	62	75	88	
			PP_drp = 0b101	74.5	87.5	100.5	
			PP_drp = 0b110	86.5	100	113.5	
PP_drp = 0b111	98.5	112.5	126.5				
PLC INPUT CURRENT LIMITER							
Total PLC Current Limit	$I_{\text{PLC_LIM}}$	$I_{\text{chg_x2}} = 0$		3.333 to 203.3 step 3.125			mA
		$I_{\text{chg_x2}} = 1$		6.666 to 406.6 step 6.25			
THERMISTOR MONITOR							
THM Hot Threshold	$V_{\text{THM_HOT1}}$	V_{THM} falling (70°C)		16.36	18.36	20.36	% V_{VDIG}
	$V_{\text{THM_HOT2}}$	V_{THM} falling (65°C)		18.70	20.70	22.70	
	$V_{\text{THM_HOT3}}$	V_{THM} falling (60°C)		21.44	23.44	25.44	
	$V_{\text{THM_HOT4}}$	V_{THM} falling (55°C)		24.17	26.17	28.17	
	$V_{\text{THM_HOT5}}$	V_{THM} falling (50°C)		27.30	29.30	31.30	
	$V_{\text{THM_HOT6}}$	V_{THM} falling (45°C)		30.81	32.81	34.81	
	$V_{\text{THM_HOT7}}$	V_{THM} falling (40°C)		34.72	36.72	38.72	
	$V_{\text{THM_HOT8}}$	V_{THM} falling (35°C)		39.02	41.02	43.02	
THM Warm Threshold	$V_{\text{THM_WARM1}}$	V_{THM} falling (55°C)		24.17	26.17	28.17	% V_{VDIG}
	$V_{\text{THM_WARM2}}$	V_{THM} falling (50°C)		27.30	29.30	31.30	
	$V_{\text{THM_WARM3}}$	V_{THM} falling (45°C)		30.81	32.81	34.81	
	$V_{\text{THM_WARM4}}$	V_{THM} falling (40°C)		34.72	36.72	38.72	
	$V_{\text{THM_WARM5}}$	V_{THM} falling (35°C)		39.02	41.02	43.02	
	$V_{\text{THM_WARM6}}$	V_{THM} falling (30°C)		43.31	45.31	47.31	

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
	$V_{\text{THM_WARM7}}$	V_{THM} falling (25°C)		48.00	50.00	52.00	
	$V_{\text{THM_WARM8}}$	V_{THM} falling (20°C)		52.69	54.69	56.69	
THM Cool Threshold	$V_{\text{THM_COOL1}}$	V_{THM} rising (25°C)		48.00	50.00	52.00	% V_{VDIG}
	$V_{\text{THM_COOL2}}$	V_{THM} rising (20°C)		52.69	54.69	56.69	
	$V_{\text{THM_COOL3}}$	V_{THM} rising (15°C)		57.77	59.77	61.77	
	$V_{\text{THM_COOL4}}$	V_{THM} rising (10°C)		62.45	64.45	66.45	
	$V_{\text{THM_COOL5}}$	V_{THM} rising (5°C)		67.14	69.14	71.14	
	$V_{\text{THM_COOL6}}$	V_{THM} rising (0°C)		71.83	73.83	75.83	
	$V_{\text{THM_COOL7}}$	V_{THM} rising (-5°C)		76.13	78.13	80.13	
	$V_{\text{THM_COOL8}}$	V_{THM} rising (-10°C)		80.03	82.03	84.03	
THM Cold Threshold	$V_{\text{THM_COLD1}}$	V_{THM} rising (15°C)		57.77	59.77	61.77	% V_{VDIG}
	$V_{\text{THM_COLD2}}$	V_{THM} rising (10°C)		62.45	64.45	66.45	
	$V_{\text{THM_COLD3}}$	V_{THM} rising (5°C)		67.14	69.14	71.14	
	$V_{\text{THM_COLD4}}$	V_{THM} rising (0°C)		71.83	73.83	75.83	
	$V_{\text{THM_COLD5}}$	V_{THM} rising (-5°C)		76.13	78.13	80.13	
	$V_{\text{THM_COLD6}}$	V_{THM} rising (-10°C)		80.03	82.03	84.03	
	$V_{\text{THM_COLD7}}$	V_{THM} rising (-15°C)		83.16	85.16	87.16	
	$V_{\text{THM_COLD8}}$	V_{THM} rising (-20°C)		86.28	88.28	90.28	
THM Disable Threshold	$V_{\text{THM_DIS}}$	V_{THM} rising		91.75	93.75	95.75	% V_{VDIG}
THM Threshold Hysteresis	$V_{\text{THM_H}}$			60		mV	
THM Input Leakage	$I_{\text{THM_LK}}$	$V_{\text{THM}} = 0\text{V}$ to 5.5V	TPU switch open	-1	+1		μA
MOISTURE DETECTION							
Impedance Measurement Range	$R_{\text{MOIST_RANG E}}$			6	1400		$\text{k}\Omega$
Current Source Accuracy	$I_{\text{ID_ACC}}$	PLC = 1.5V	$I_{\text{ID}} = 1\mu\text{A}$	-29.5	+5.5		%
			$I_{\text{ID}} = 4\mu\text{A}$	-10.5	+4.5		
			$I_{\text{ID}} = 16\mu\text{A}$	-6.4	+4.9		
			$I_{\text{ID}} = 64\mu\text{A}$	-5.4	+5.0		
Current Source	I_{ID}			1		μA	
				4			
				16			
				64			
ADC Resolution	ADC_RES			8		bit	
ADC Voltage Step	ADC_STEP			5.9		mV	
ADC Full-Scale Error	ADC_ERR			-2	+2		%
ADC Noise Filtering	ADC_NOISE			45		μs	
ADC Full-Scale	ADC_SCALE			1.5		V	
PLC COMMUNICATION DETECTION THRESHOLDS							
PLC Detection Threshold	$V_{\text{TH_PLC}}$	PLCThrSel = 0b00		75		mV	
		PLCThrSel = 0b01		90			

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
		PLCThrSel = 0b10			105		
		PLCThrSel = 0b11			120		
PLC COMMUNICATION TIME UNIT							
PLC Communication Time Unit	T_{UPLC}				6		us
PLC COMMUNICATION CURRENT SINK							
Current Sink Accuracy	$I_{\text{SINK_ACC}}$			-10		+10	%
Current Sink	I_{SINK}	PLC = 4V	PLCSnkSel = 0b00, lchg_x2 = 0b0		50		mA
			PLCSnkSel = 0b01, lchg_x2 = 0b0		70		
			PLCSnkSel = 0b10, lchg_x2 = 0b0		90		
			PLCSnkSel = 0b11, lchg_x2 = 0b0		110		
			PLCSnkSel = 0b00, lchg_x2 = 0b1		100		
			PLCSnkSel = 0b01, lchg_x2 = 0b1		140		
			PLCSnkSel = 0b10, lchg_x2 = 0b1		180		
			PLCSnkSel = 0b11, lchg_x2 = 0b1		220		
FUEL GAUGE POWER SUPPLY							
Shutdown Supply Current	I_{DD0}				0.5		μA
Hibernate Supply Current	I_{DD1}	Average current			5.1		μA
Active Supply Current	I_{DD2}	Average current not including thermistor measurement current			15		μA
FUEL GAUGE ANALOG-TO-DIGITAL CONVERSION							
BATT Measurement Error	V_{GERR}	$T_A = +25^{\circ}\text{C}$		-7.5		+7.5	mV
		$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$		-20		+20	
BATT Measurement Resolution	V_{LSB}				78.125		μV
BATT Measurement Range	V_{FS}			2.8		4.9	V
Sense Resistance	R_{SNS}	$T_A = +25^{\circ}\text{C}$			30		m Ω
Current Measurement Offset Error	I_{OERR}	Long-term average without load current			± 1		mA
Current Measurement Resolution	I_{LSB}				39.0625		μA
Current Measurement Gain Error	I_{GERR}	(Note 1)			± 2.5		% of Reading
Current Measurement Error	I_{ERR}	$T_A \leq +50^{\circ}\text{C}$, 0.125A and 0.25A (Note 1)		-3		+3	% of Reading
Internal Temperature Measurement Error	T_{IGERR}	$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$			± 1		$^{\circ}\text{C}$

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal Temperature Measurement Resolution	T_{ILSB}			0.00391		$^{\circ}\text{C}$
FUEL GAUGE INPUT/OUTPUT						
THM Pullup Resistance (Internal)	R_{TH10}	Config.R100 = 0	9.6	16	22.4	k Ω
	R_{TH100}	Config.R100 = 1	96	160	224	
Output Drive Low, ALRT, SDA	V_{OL}	$I_{\text{OL}} = 4\text{mA}$, $V_{\text{BAT}} = 2.3\text{V}$			0.4	V
Input Logic-High, ALRT, SCL, SDA	V_{IH}		1.5			V
Input Logic-Low, ALRT, SCL, SDA	V_{IL}				0.5	V
Battery-Detach Detection Threshold	V_{DET}	Measured as a fraction of V_{BAT} on TH rising	91.0	96.2	99.0	%
Battery-Detach Detection Threshold Hysteresis	$V_{\text{DET-HYS}}$	Measured as a fraction of V_{BAT} on TH falling		1		%
Battery-Detach Comparator Delay	t_{TOFF}	TH step from 70% to 100% of V_{BAT} (ALRTP = 0, EnAIN = 1, FTHRM = 1)			100	μs
FUEL GAUGE LEAKAGE						
Leakage Current, ALRT	I_{LEAK}	$V_{\text{ALRT}} < 15\text{V}$	-1		+1	μA
Leakage Current, THM	$I_{\text{LEAK_TH}}$		-1		+1	μA
FUEL GAUGE TIMING						
Time-Base Accuracy	t_{ERR}	$T_A = +25^{\circ}\text{C}$	-1		+1	%
		$-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$	-5		+5	%
THM Precharge Time	t_{PRE}		8.48			ms
DIGITAL SIGNALS (SDA, SCL, nINT, EN, GPIO1, GPIO2, GPIO3, GPIO4, ALRT)						
Input Logic-High	$V_{\text{IO_IH}}$		1.4			V
Input Logic-Low	$V_{\text{IO_IL}}$				0.4	V
Input Logic-High GPIO CMOS	$V_{\text{IO_IH_CMOS}}$	(Note 2)		$0.7 \times V_{\text{CCINT}}$		V
Input Logic-Low GPIO CMOS	$V_{\text{IO_IL_CMOS}}$	(Note 2)		$0.3 \times V_{\text{CCINT}}$		V
GPIO Input Pullup/Pulldown Resistor	$R_{\text{in_GPIO}}$	Input resistor presence I ² C controlled, as pullup, it is tied to V_{CCINT}		175		k Ω
Input Leakage Current	$I_{\text{LK_I}}$	SCL and EN	-1		+1	μA
Output Logic-High Leakage Current (Open-Drain Only)	$I_{\text{LK_O}}$	SDA, nINT, GPIO1, GPIO2, GPIO3, GPIO4, ALRT			1	μA
Output Logic-Low	$V_{\text{IO_OL}}$	$I_{\text{SINK}} = 20\text{mA}$			0.4	V
I²C TIMING (SDA, SCL)						
SCL Clock Frequency	f_{SCL}	(Note 3)	0		400	kHz
Bus Free Time Between a STOP and START Condition	t_{BUF}		1.3			μs

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hold Time (Repeated) START Condition	$t_{\text{HD:STA}}$	(Note 4)	0.6			μs
Low Period of SCL Clock	t_{LOW}		1.3			μs
High Period of SCL Clock	t_{HIGH}		0.6			μs
Setup Time for a Repeated START Condition	$t_{\text{SU:STA}}$		0.6			μs
Data Hold Time	$t_{\text{HD:DAT}}$	(Note 5 , Note 6)	0		0.9	μs
Data Setup Time	$t_{\text{SU:DAT}}$	(Note 5)	100			ns
Setup Time for STOP Condition	$t_{\text{SU:STO}}$		0.6			μs
Spike Pulse Width Suppressed by Input Filter	t_{SP}	(Note 7)			50	ns
THERMAL PROTECTION AND THERMAL CURRENT LIMITATION						
Overtemperature Threshold	$T_{\text{SHDN_PLC}}$	Valid PLC present	ChgThrmLim = 0b0000		40	$^{\circ}\text{C}$
		Valid PLC present	ChgThrmLim = 0b0001		45	
			ChgThrmLim = 0b0010		50	
		Valid PLC present	ChgThrmLim = 0b0011		55	
		Valid PLC present	ChgThrmLim = 0b0100		60	
			ChgThrmLim = 0b0101		65	
		Valid PLC present	ChgThrmLim = 0b0110		70	
		Valid PLC present	ChgThrmLim = 0b0111		75	
			ChgThrmLim = 0b1000		80	
		Valid PLC present	ChgThrmLim = 0b1001		85	
		Valid PLC present	ChgThrmLim = 0b1010		90	
			ChgThrmLim = 0b1011		95	
		Valid PLC present	ChgThrmLim = 0b1100		100	
		Valid PLC present	ChgThrmLim = 0b1101		105	
ChgThrmLim = 0b1110			110			
Valid PLC present	ChgThrmLim = 0b1111		115			
Overtemperature Threshold Hysteresis	$T_{\text{SHDN_PLCH}}$	Valid PLC present		3		$^{\circ}\text{C}$

($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{\text{BAT}} = 3.7\text{V}$, $C_{\text{DIG}} = 1\mu\text{F}$, $C_{\text{SYS}} = 1\mu\text{F}$, $C_{\text{BAT}} = 1\mu\text{F}$. All capacitance listed are effective values.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Thermal Limitation	T_{LIM}	Valid PLC present		$T_{\text{SHDN_PLC}} - 3$		$^{\circ}\text{C}$
Overtemperature Threshold	T_{SHDN}			130		$^{\circ}\text{C}$
Overtemperature Threshold Hysteresis	T_{SHDN}			18		$^{\circ}\text{C}$

Note 1: GBD and not production tested.

Note 2: V_{CCINT} is an internal supply generated from either BAT or PLC. Its voltage is determined by the following:
If $V_{\text{PLC}} > V_{\text{PLC_DET}}$ (3V typ), $V_{\text{CCINT}} = \text{MAX}(V_{\text{BAT}}, V_{\text{PLC}})$. Under all other conditions, $V_{\text{CCINT}} = V_{\text{BAT}}$.

Note 3: Timing must be fast enough to prevent the IC from entering shutdown mode due to the bus being low for a period greater than the shutdown timer setting.

Note 4: f_{SCL} must meet the minimum clock low time plus the rise/fall times.













Note 5: The maximum $t_{\text{HD_DAT}}$ has only to be met if the device does not stretch the low period (t_{LOW}) of the SCL signal.










Note 6: This device internally provides a hold time of at least 100ns for the SDA signal (see the minimum V_{IH} of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 7: Filters on SDA and SCL suppress noise spikes at the input buffers and delay the sampling instant.

Typical Operating Characteristics

($T_A = +25^\circ\text{C}$, unless otherwise noted.)






*Efficiency test setup: Test on PLC1

MAX20355A: pl2_chn_ena = 0 disable PLC2

MAX20357A: PLC_DROP = 100mV, PLC_HREF = 125mV, PLC_HLD = 62.5mV, VPChg = 2.7V, BatReg = 4.5V


Pin Configuration



Pin Descriptions

PIN	NAME	FUNCTION
A1, A2, B2, B3, B4, C1, C2, C3, C4, D2, D3, E4	GND	Ground
A3	UART_TX	Half-Duplex UART_TX
A4	UART_RX	Half-Duplex UART_RX
A5, A6	SYS	System Power Connection Monitored by the Fuel Gauge. Bypass to ground with a 1µF capacitor.
B1	EN	Active-High Enable Input. Drive EN low to place the device in low-power shutdown mode. EN pin functionality can be disabled through I ² C.
B5, B6	PLC	Power Line Communication Slave Connection. Power input. Data input or output. Connect to master PLC1/2.
C5, C6	CHG_OUT	Charger Output. Direct path input. Internally shorted to FG_BAT through the fuel gauge sense resistor. Bypass to ground with a 1µF capacitor.
D1	GDIG	Digital Ground. Short to GND.
D4	CTB	Connect to BAT
D5, D6, E6	BAT	Fuel Gauge Connection to Battery. Connect to the positive terminal of the Li-ion battery.
E1	VDIG	Internal 1.8V Supply. Bypass with a 1µF capacitor to GND.
E2	GPIO2	Programmable GPIO2. It can be configured as a digital input or open-drain output.
E3	GPIO3	Programmable GPIO3. It can be configured as a digital input or open-drain output.
E5	ALRT	Alert Output. The ALRT pin is an open-drain active-low output which indicates fuel gauge alerts. Connect it to GND if not used.
F1	INTb	Open-Drain Active-Low Interrupt Output
F2	GPIO1	Programmable GPIO1. It can be configured as a digital input or open-drain output.
F3	GPIO4	Programmable GPIO4. It can be configured as a digital input or open-drain output.
F4	SDA	I ² C Serial Data
F5	SCL	I ² C Serial Clock
F6	THM	Thermistor Input. Connect thermistor between THM and GND.

Functional Diagram



Detailed Description

The MAX20355A, together with the MAX20357A, form an integrated power line communication (PLC) and automated charging system. These devices provide a complete system solution for efficient charging and data transfer between a charging case and wireless earbuds over a single contact.

The MAX20355A and MAX20357A feature data transfers while simultaneously delivering 200mA of charge/system current per output. Both devices support a 166.7kbps bit rate while charging. With a 166.7kbps bit rate, the PLC protocol can achieve up to 130kbps of throughput using the bulk data transfer feature. Additionally, a 4Mbaud half-duplex data-only UART mode provides an easy and fast method for firmware updates, debug interface, and factory modes. Finally, dedicated hardware PLC commands allow both devices to control GPIOs and enter various power modes, such as ultra-low current ship mode, through the PLC link.

The MAX20355A integrates a completely autonomous charging system that utilizes a 3.3W buck boost with dynamic voltage scaling (DVS) to provide an optimized charge voltage to the earbuds. An integrated digital state machine automatically manages the dynamic voltage adjustment based on the earbud battery voltage to minimize earbud power dissipation and maximize charging efficiency.

Additional features include comprehensive earbud insertion and removal notifications, even in dead case or bud battery scenarios, and moisture detection on the PLC outputs to prevent contact corrosion. The PLC pins are protected from overcurrent events by an integrated current limiting circuit and ESD events by integrated 8kV contact-rated ESD protection structures.

Power Line Communication (PLC)

The MAX20355A/MAX20357A PLC interface offers a means by which charging and exchange of data can occur simultaneously on a single wire connection. The interface can accommodate 100kbps of throughput and can do so while delivering up to 200mA of current per channel in dual slave mode and up to 400mA in mono slave mode. The MAX20355A has an integrated current sink and resistor R_{TX} as shown in [Figure 1](#). During communication, the MAX20355A utilizes the pulses generated by the PLC current sink over resistor R_{TX} to create PLC pulses on the PLC line. The MAX20355A uses PLC pulses to transfer information to the MAX20357A. At the same time, the charging function is not affected. The MAX20357A uses a similar approach to create PLC pulses and transfer information over the PLC line. When there is no ongoing PLC communication, R_{TX} is shorted by a bypass switch to achieve higher overall power transfer efficiency.




Figure 1. Simplified Scheme of Power Line Communication (PLC)

The PLC interface balances between robustness and throughput. Synchronization mechanisms and checksums offer robust data transfer, but this is also balanced against protocol overhead. With a 166.67kbps bit rate, this careful balance allows a low error rate while achieving throughput up to 130kbps in bulk data transfer mode. To overcome limitations on throughput due to the I²C interface, the MAX20355A/MAX20357A integrates two 128-byte FIFOs. This allows the system to keep I²C overhead low utilizing bulk writes. The MAX20355A also features a 4Mbaud, data-only, half-duplex UART passthrough mode. This mode uses a simple switch that connects UART ports from master to slave for firmware updates, factory mode, and debug mode over a single PLC line.

The following sections describe the PLC PING (PLC command/mailbox data transfer), FIFO (bulk data transfer), and UART interface in detail.

PLC PING

The PLC interface between master and slave follows a master-initiated scheme. There are two data transfer types—PING and bulk data transfer. PINGs begin with a transfer from master to slave to send data across the interface, request data from the slave, offer the slave a chance to make requests, and sometimes issue commands to the slave. [Figure 2](#) shows the basic structure of the master-to-slave PING packet. The master initiates the transmission with a preamble which synchronizes the link and then transmits data. The slave responds in the same manner within a response timeout period. PLC PINGs are automatically generated and transmitted through the PLC line every telemetry period.




Figure 2. Periodic PING

LISTEN Command and Continuously Updated Information

Each PLC PING contains one PLC command. Most PLC commands are initiated by an I²C write from the system. However, the MAX20355A features an automatic LISTEN command, which is sent periodically independent of input from the I²C interface. When there is no customer PLC command issued through I²C, the LISTEN command is automatically sent through the PING, the slave has the option to send its command back to the master using its command field. In response to the master's PING, the slave sends the appropriate data based on the contents of the master PING. The contents of the command and data fields are filled according to the requirements of the command sent from the master. The periodic PING offers the following features:

1. Send master PLC command from master to slave ([Table 1](#)).
2. Give slave an opportunity to send slave PLC commands to master ([Table 2](#)).
3. Transmit GPIO status between master and slave.
4. Exchange master/slave battery information: master battery voltage, slave battery voltage, slave SoC, and slave charging status.
5. Automatic PLC voltage adjustment to track slave battery voltage and minimize power consumption. Details are described in the [Charger Battery Voltage Tracking Loop](#) section.
6. Automatic disconnection detection. Master detects slave is disconnected if there is no proper slave response for master PING.

The exchanged GPIO status and battery information between master and slave are ready to read from the master and slave local registers.

Master Commands

In addition to the LISTEN command, which is handled automatically, the master can execute other commands manually as well. The master's command field determines what type of transaction occurs on the PLC interface. Commands over the PLC interface are requested by I²C. [Table 1](#) describes the various commands the master can send and what data and statuses are exchanged. Note that many commands can be sent from master to slave or from slave to master. However, it is only in response to a LISTEN command where the slave may send its commands. Master commands are initiated by writing to the `plc_command1/2` and triggered by `plc_run_trg1/2` through master I²C. In the command argument register `plc_cmd_arg1/2`, details on how the command is processed are available for the user to specify.

Table 1. Master Commands

MASTER COMMANDS	plc_command1/2	plc_cmd_arg1/2	
LISTEN	N/A	N/A	
SET_GPIO	0x3	New slave GPIO setting	
DOUT_REQ	0x5	Number of bytes (up to 128 bytes)	
UART_REQ	0x6	slave_uart_sw[1:0]	
SYST_REQ	0x0	0x00	SEAL request. Puts the slave in SEAL mode.
		0x01	Soft reset request. Resets slave's registers.
		0x02	Hard reset request. Cycle the power on the slave's SYS node.
		0x03	Fuel gauge reset request. Resets fuel gauge block.
		0x04	FIFO request. Puts system into bulk data transfer mode.
		0x05	Free request. Stop bulk data transfer and free the data line.
		0x06	IDLE mode request. Sends system into PLC IDLE mode.
		0x07	Hard + Soft reset request. Reset all registers, FSM, and cycle the power at SYS.
		{0x3F, slave_uart_tx, slave_uart_rx}	UBOOT request. Hard resets slave and puts slave in UART mode.

Slave Commands

The slave can also issue commands to the master. The slave similarly issues the commands based on I²C input, but it must wait for a master LISTEN command before the command can be sent back to the master. Once the LISTEN command is received, the slave then sends its command using the COMMAND field. [Figure 3](#) shows the method by which the slave can send a command. Slave commands are initiated with a write to `plc_command` and triggered by `plc_run_trg` through master I²C. In the command argument register `plc_cmd_arg`, details on how to process the PLC commands are available for the user to specify.




Figure 3. Sending Commands from the Slave

Table 2. Slave Commands

SLAVE COMMAND*	plc_command	plc_cmd_arg	
SET_GPIO	0x3	New master GPIO setting	
DOUT_REQ	0x5	Number of bytes (up to 128 bytes)	
UART_REQ	0x6	master_uart_sw[3:0]	
SYST_REQ	0x0	0x01	Soft reset request. Resets master's registers.
		0x03	Fuel gauge reset request. Resets master's fuel gauge block.
		0x04	FIFO request. Puts master and slave into bulk data transfer mode.
		0x05	Free request. Stop bulk data transfer and free the data line.
		0x06	Idle mode request. Sends master into idle mode.

*Always sent in response to the "LISTEN" command from the master shown in [Table 1](#).

Mailbox Data Transfer (DOUT_REQ)

From Master to Slave

Mailbox data transfers are used to exchange one data packet, up to 128 bytes, from master to slave. A mailbox data transfer begins with a data out request (DOUT_REQ) master command. Fill the data packet into the master RAM, write the number of bytes to be transferred in the command argument field `plc_cmd_arg1/2`, then trigger the DOUT_REQ command. If the slave responds ACK to the DOUT_REQ command, data in RAM is transferred to the slave automatically. After the slave successfully receives data, `plc_new_dat` interrupt is asserted and `RAM_is_full` is set to 1. Once `RAM_is_full` is set to 1, slave RAM is protected from PLC and it sends NACK to the master's DOUT_REQ command until `RAM_is_full` is write cleared. Make sure to read data in RAM before clearing `RAM_is_full` to avoid data loss. Note that although both PLC devices have two integrated 128-byte RAMs, only one RAM is used in mailbox data transfer. [Figure 4](#) shows the flow of data during a master to slave write.




Figure 4. Master to Slave Mailbox Data Transfer

From Slave to Master

A similar scheme is used to send a packet of data, up to 128 bytes, from slave to master. A mailbox data transfer begins with a data out request (DOUT_REQ) slave command. Write the number of bytes to be transferred in the command argument field `plc_cmd_arg`. Fill the data packet into the slave RAM, write the number of bytes to be transferred in the command argument field `plc_cmd_arg`, then trigger the DOUT_REQ command. Since the system follows the master-initiated scheme, the slave triggers the DOUT_REQ command when it receives the master Listen command. After the master receives DOUT_REQ and responds to ACK, data in RAM is transferred to the slave automatically. After the master successfully receives data, `plc_new_dat` interrupt is asserted and `RAM_is_full` is set to 1. Once `RAM_is_full` is set to 1, master RAM is protected from PLC and it sends NACK to the slave's DOUT_REQ command until `RAM_is_full` is write cleared. Make sure to read data in RAM before clearing `RAM_is_full` to avoid data loss. Note that although both PLC devices have two integrated 128-byte RAMs, only one RAM is used in mailbox data transfer. [Figure 5](#) shows the flow of data during a slave to master write.




Figure 5. Slave to Master Mailbox Data Transfer

Bulk Data Transfer (FIFO)

To minimize the impact of I²C protocol overhead on the achievable throughput, MAX20357A and MAX20357A integrate two 128-byte RAMs for bulk data transfer. The bulk data transfer scheme is shown in [Figure 6](#). The I²C bus connects first to the RAM_1 to load data with I²C bulk writes at data rates up to 400kbps. Once the DOUT_REQ command is triggered, the I²C bus and PLC line are swapped, I²C bus from RAM_1 to RAM_2 and PLC from RAM_2 to RAM_1. While RAM_1 is being emptied by the PLC engine, the next set of data can be loaded by I²C bulk write again into the RAM_2. An interrupt is sent to the system after RAM_1 is completely emptied. Repeat the same process to swap the I²C bus and PLC back and forth to load and transmit data simultaneously. A similar implementation on the receiving side swaps the I²C bus and PLC back and forth to receive and read data to the receiver's microcontroller. Dual-RAM architecture reduces I²C protocol overhead and enhances achievable throughput. Packets of any size up to 128 bytes can be sent by this method.




Figure 6. Bulk Data Transfer Implementation

From Master to Slave

Bulk data transfers from master to slave begin with a system request (SYST_REQ) master command. In the command argument of SYST_REQ, the master needs to send a FIFO request. Once receiving an ACK from the slave, the PLC voltage is pulled up to the communication voltage, and the PLC line is locked for bulk data transfer. Before triggering the data transfer, the data packet needs to be filled into the master RAM through I²C. Similar to mailbox data transfer, write the number of bytes to be transferred to plc_cmd_trg1/2, then trigger the DOUT_REQ command and wait for plc1/2_cmd_dne interrupt. Repeat DOUT_REQ and wait for plc1/2_cmd_dne to interrupt multiple times as needed. After all data packets are transferred, issue a FREE request from the master side to unlock the line and return to normal PLC mode. Note that master bulk data transfer is designed to transfer data only from master to slave. [Figure 7](#) shows the flow of data during a master to slave write.




Figure 7. Master to Slave Bulk Data Transfer

From Slave to Master

Bulk data transfers from slave to master begin with a system request (SYST_REQ) slave command. In the command argument of SYST_REQ, the slave needs to write a FIFO request. The slave waits until the master's LISTEN command to send out a FIFO request through the PLC line. Once receiving an ACK from the master, the master locks the PLC line and enters bulk data transfer mode. Before triggering the data transfer, the data packet needs to be filled into the slave RAM. Similar to mailbox data transfer, write the number of bytes to be transferred to plc_cmd_arg, then trigger the DOUT_REQ command and wait for plc_cmd_dne interrupt. Repeat DOUT_REQ and wait for plc_cmd_dne to interrupt multiple times as needed. After all data packets are transferred, issue a FREE request from the slave side to unlock the line and return to normal PLC mode. Note that slave bulk data transfer is designed to transfer data only from slave to master. [Figure 8](#) shows the flow of data during a slave to master write.




Figure 8. Slave to Master Bulk Data Transfer

Half-Duplex UART Passthrough Interface

The MAX20355A and MAX20357A feature a 4Mbaud, data-only, half-duplex UART passthrough mode. This mode uses switches that connect either the TX or RX between the master and slave SoC for firmware updates, factory mode, and debug mode over the single PLC line. A UART command can be sent through the PLC interface to put the PLC devices into UART mode in a particular configuration. The configuration can be seen in [Figure 9](#). The user can use the I²C command to switch roles between TX to RX on master and slave. The PLC solution provides automatic UART switch control by detecting incoming data, which does not require I²C access in UART mode.




Figure 9. UART Interface

From Master to Slave (I²C and Auto Switch Control)

The master can put the slave into UART mode by using the UART_REQ master command. The direction of UART communication is set in the PLC command argument. Once the UART command is successfully triggered, the corresponding master and slave switch after 25ms of delay. The 25ms delay is used to make sure the PLC line is disconnected from the master's buck-boost converter and UART switches on both sides can be closed safely. The switch settings are shown in [Table 3](#). All the master/slave UART switch settings can be changed through the local I²C command after entering UART mode.

The PLC solution features I²C-free automatic UART switch control. By detecting incoming data, the PLC chipsets can automatically close the corresponding UART switches. This feature can be used only when a UART request is issued from master to slave with slave_uart_sw = 0b10. Enable UART auto mode by setting urt_auto_en2/1 = 1 (MAX20355A) and urt_auto_en = 1 (MAX20357A) before the master UART_REQ command is issued. Once the PLC devices enter UART mode, the default UART switch position is shown in [Table 3](#). Then the master starts to detect the falling edge on the UART_T pin and the slave starts to detect the falling edge on the UART_RX pin. If one signal falling edge is captured on UART_T or UART_RX, the PLC device toggles the switch from UART_R (master)/UART_TX (slave) to UART_T (master)/UART_RX (slave) automatically. Note that in the UART auto mode, PLC devices assume there is no incoming data from both the master and slave microcontroller simultaneously. The UART switch toggles once a falling edge is detected ignoring the possibility of data conflicts. The system designer needs to prevent sending data on both sides at the same time. After the data transfer is completed, PLC devices wait for a blanking period, then toggle the switch back from UART_T (master)/UART_RX (slave) to UART_R (master)/UART_TX (slave) automatically. The blanking time is I²C programmable and controlled by tx_tmo_tim (MAX20355A) and rx_tmo_tim (MAX20357A). This feature allows the user to exchange data through UART without I²C intervention.

Table 3. UART Switch Settings in Master PLC Command Argument

slave_uart_sw[1:0]	MASTER UART_T	MASTER UART_R	SLAVE UART_TX	SLAVE UART_RX
0b00: All switches off	x	x	x	x
0b01: RX direction	x	√	x	√
0b10 (urt_auto_en2/1 = 0): TX direction	√	x	√	x
0b10 (urt_auto_en2/1 = 1): Auto mode	x	√	√	x
0b11: All switches on	√	√	√	√

“√” represents the switch is ON and “x” represents the switch is OFF

From Slave to Master (I²C Switch Control)

The slave can put the master into UART mode by using the UART_REQ slave command. Once the UART command is successfully triggered, corresponding master switches are closed after a 25ms delay. The switch settings are shown in [Table 4](#). The slave is not automatically sent to UART mode after UART_REQ and no switch is closed. The slave UART_TX and UART_RX switches need to be closed through the local slave I²C write. Note that to make sure the buck-boost converter is disconnected from the PLC line, the slave checks if the PLC pin can be pulled low before entering UART mode. If master UART_T/UART_R is pulled high, the slave has 23ms to issue an I²C command to enter UART mode after receiving ACK for the PLC UART_REQ command. If the slave I²C UART command is delayed for more than 23ms, it causes slave UART failure. All the master/slave UART switch settings can be changed through the local I²C command after entering UART mode.

Table 4. UART Switch Settings in Slave PLC Command Argument

master_uart_sw[3:0]	MASTER PLC2 UART_T	MASTER PLC2 UART_R	MASTER PLC1 UART_T	MASTER PLC1 UART_R
0b0000 : All master switches off	x	x	x	x
0b0001 : Master PLC1 RX direction	x	x	x	√
0b0010 : Master PLC1 TX direction	x	x	√	x
0b0011 : Master PLC1 all switches on	x	x	√	√
0b0100 : Master PLC2 RX direction	x	√	x	x
0b1000 : Master PLC2 TX direction	√	x	x	x
0b1100 : Master PLC1 all switches on	√	√	x	x

“√” represents the switch is ON and “x” represents the switch is OFF

Exit UART Mode

The following are two ways to quit the UART mode:

1. Master/slave can quit UART mode by disabling UART mode and disconnecting the UART switch through the master/slave I²C.
2. Use master and slave UART timeout counter and wait for UART timeout interrupt.

Enable timeout counter through tmo_tmr_ena1/2 on the master and tmo_tmr_ena on the slave before entering UART mode. Three situations can affect UART timeout duration:

1. When no pull-up on the UART line for both master and slave:

When not detecting activity on the UART line, the master starts a 0.75s UART timeout counter, this timer will be reset when any activity, more precisely, falling edge, on the UART line is detected. Once the TX/RX line is idle for 0.5s, the slave turns off its UART switch, disconnects UART_TX or UART_RX from the PLC line, and starts a counter to count for 0.6s. At 0.512s the master disables its PLC comparator and does not detect any PLC activity. Meanwhile, once the line is idle for 0.75s, the master turns off its UART switch, disconnects UART_T or UART_R from the PLC line, connects to the PLC engine, and returns to the PLC detection mode. At 1.1s after the line is idle, the 0.6s slave UART exit timer expires, the slave exits UART mode, connects the PLC line to the PLC engine, and returns to the PLC detection mode. Note that once the slave disconnects its UART switch at time point 0.5s, it enters an automatic UART exit process and this process is irreversible. It is not allowed to send data from the master through UART after time point 0.5s. If data resumes after 0.5s, the master may be held in UART mode. This causes an issue because the slave exits UART mode at time point 1.1s and starts to send the PLC detection pulse immediately. If the master is still in UART mode after the slave exits UART mode, the slave's PLC detection pulse may hold the master in UART mode.




Figure 10. UART Automatic Exit Through UART Timeout with No Pull-Up

2. When pull-up on the master side UART line:

When not detecting activity on the UART line, the master starts a 0.75s UART timeout counter, this timer is reset when any activity, more precisely, falling edge, on the UART line is detected. Once the TX/RX line is idle for 0.5s, the slave turns off its UART switch, disconnects UART_TX or UART_RX from the PLC line, and starts a counter to count for 0.6s. At 0.512s master disables its PLC comparator and does not detect any PLC activity. This generates a falling edge on the master UART line that resets the 0.75s master UART timeout counter. At 1.1s after the line is idle, the 0.6s slave UART exit timer expires, the slave exits UART mode, connects the PLC line to the PLC engine, and returns to the PLC detection mode. At 1.262s, the master's 0.75s UART timeout counter expires, the master turns off its UART switch, disconnects UART_T or UART_R from the PLC line, connects to the PLC engine, and returns to the PLC detection mode. Note that once the slave disconnects its UART switch at time point 0.5s, it enters an automatic UART exit process and this process is irreversible. It is not allowed to send data from the master through UART after time point 0.5s. If data resumes after 0.5s, the master may be held in UART mode. This causes an issue because the slave exits UART mode at time point 1.1s and starts to send the PLC detection pulse immediately. If the master is still in UART mode after the slave exits UART mode, the slave's PLC detection pulse may hold the master in UART mode.




Figure 11. UART Automatic Exit Through UART Timeout with Pull-Up on Master UART Line

3. When pull-up on the slave side UART line:

When not detecting activity on the UART line, the master starts a 0.75s UART timeout counter, this timer will be reset when any activity, more precisely, falling edge, on the UART line is detected. Once the TX/RX line is idle for 0.5s, the slave turns off its UART switch, disconnects UART_TX or UART_RX from the PLC line, and starts a counter to count for 0.6s. This generates a falling edge on the master UART line that resets the 0.75s master UART timeout counter. At 0.512s master disables its PLC comparator and will not detect any PLC activity. At 1.1s after the line is idle, the 0.6s slave UART exit timer expires, the slave exits UART mode, connects the PLC line to the PLC engine, and returns to the PLC detection mode. At 1.25s, the master's 0.75s UART timeout counter expires, the master turns off its UART switch, disconnects UART_T or UART_R from the PLC line, connects to the PLC engine, and returns to the PLC detection mode. Note that

once the slave disconnects its UART switch at time point 0.5s, it enters an automatic UART exit process and this process is irreversible. It is not allowed to send data from the master through UART after time point 0.5s. If data resumes after 0.5s, the master may be held in UART mode. This causes an issue because the slave exits UART mode at time point 1.1s and starts to send the PLC detection pulse immediately. If the master is still in UART mode after the slave exits UART mode, the slave's PLC detection pulse may hold the master in UART mode.




Figure 12. UART Automatic Exit Through UART Timeout with Pull-Up on Slave UART Line

UART Overvoltage Protection

If the PLC chipsets do not exit UART mode properly, there is a risk that the master exits UART mode first, starts to send a PLC pulse, and treats slave UART ports as a slave with a dead battery (See the [PLC Detection Mode](#) section for details). It is highly recommended that system designers implement firmware protection to make sure the slave exits UART mode earlier than the master device. On MAX20357A, an overvoltage protection feature is offered in UART mode to add a second layer of protection in case firmware malfunctions. If MAX20357A is in UART mode, and the voltage on the PLC pin is above 2.2V, the MAX20357A opens all the UART switches and stays in this state until the MAX20357A is fully reset. This feature can be disabled by setting `urt_ovrv_en` to 0.

Autonomous Optimized Battery Charging

The MAX20355A interacts with MAX20357A to create an autonomous, closed-loop battery voltage-tracking charging system. This system utilizes a dynamic voltage scaling (DVS) buck boost on the MAX20355A in conjunction with an ultra-low dropout charger (ULDO) on the MAX20357A. The PLC interface closes the loop allowing the buck-boost to adjust its output voltage to accommodate the minimum required headroom on the charger. This method allows for excellent 90% efficient energy transfer from the case battery to the earbud battery without the need to place bulky inductors on the tiny form factor earbuds. The excellent efficiency and extremely low heat generation of this charging system offer an increase in the number of charging cycles that can be supported by the case battery as well as the option to increase the rate of charge and deliver faster recharge times to the end customer.

Charger Battery Voltage Tracking Loop

[Figure 13](#) shows the structure of the automatic charger battery voltage tracking algorithm. The charger battery voltage tracking algorithm is accomplished with data exchanges initiated by the master and responded to by the slave(s). Once the connection is built between master and slave(s), the master connects the buck-boost regulator to the PLC line and holds the PLC voltage to `bb_vlt_def` (3.5V by default) for 100ms. Then pull the PLC line to communication voltage (5.5V by default) and start to PING. The communication voltage is programmable through `bb_vlt_tran`. The slave responds with an ACK packet after the master sends the first LISTEN command during PING. The slave's ACK packet contains information including slave GPIO status, battery information, charging status, and PLC voltage up/down request. The master adjusts buck-boost output based on the PLC voltage up/down request from slave(s).




Figure 13. Polling Structure of Automatic Charging Algorithm

The slave compares the battery voltage with the PLC line voltage. If the PLC input voltage is above the programmed upper threshold (PLC voltage is in the decrease zone), the slave sends a “decrease” signal during PING. Similarly, if PLC voltage is below the lower limit (increase zone) or within the limit (hold zone), it sends an “increase” or “hold” signal accordingly. The voltage thresholds are fully programmable through the parameters shown in [Figure 14](#). The minimum step of voltage adjustment is programmable through I²C register bits up_down_val .




Figure 14. Slave Voltage Control Algorithm

Ultra-Low Dropout Battery Charger

The battery charger on MAX20357A is a fully featured lithium-ion charger offering I²C programmable voltage thresholds through charging phases: precharge voltage VPChg, step charging voltage ChgStepRise, charge termination voltage BatReg, and top-off current IChgDone. The MAX20357A also features safety timers, a JEITA charging profile with a thermistor, and overtemperature protection with a die temperature sensor. It starts charging from the precharge stage if the battery voltage is lower than the precharge voltage VPChg. The step charging feature allows a higher charge rate at the beginning of the charge cycle during CC1. Once the battery voltage rises to step charge threshold ChgStepRise, the charger transitions to CC2 at a lower charge rate. If the battery voltage is charged up close to BatReg, there are two options to charge in the final stage: CC track mode and CV mode. In CC track mode, the charger current is regulated and reduced by a fixed step as the battery charges up. In CV mode, the BAT pin voltage is regulated at BatReg, and the charging current naturally reduces as the battery charges up. As shown in [Figure 15](#), in CC track mode, the charger current is evaluated roughly every 1.3ms, if the charge current hits the natural charge current controlled by CV mode (dash line in [Figure 15](#)), the MAX20357A reduces the charge current by 1/64 of CC2IFChg. The charger controls current directly in CC track mode, which prevents potential abrupt current change that is common in CV mode. The PLC line is protected from fluctuation of charger current which could lead to communication failure. CC track feature is enabled by default. It is highly recommended to keep the default setting to maintain a clean PLC line for reliable PLC communication.

The charging current options for precharge, CC1, and CC2 can be found in IPChg, CC1IFChg, and CC2IFChg. The voltage threshold from precharge to CC1, from CC1 to CC2, and charge termination voltage can be found in VPChg, ChgStepRise, and BatReg. The top-off current threshold can be found in IChgDone. The step charging profile is shown in [Figure 15](#).




Figure 15. Step Charging Profile

There are also independently programmable temperature thresholds, which allow the user to select in which temperature ranges precharge, CC1, CC2, and battery regulation voltage may operate. A different JEITA-compliant temperature operation strategy is I²C programmable. The timeout function for precharge, CC1, and full charge cycle is also designed to prevent overcharge of the battery. Detailed charger operation is shown in [Figure 16](#).




Figure 16. Battery Charger FSM Diagram

Charger-Off State

As shown in [Figure 16](#), when a PLC connection is not established, power is not applied from the MAX20355A. The MAX20357A charger is in the **Charger Off** state (ChgStat = 0b0000). After MAX20357A detects the PLC connection, buck-boost voltage is applied to the PLC pin, chn_con_sts status is set to 1 and chn_con_int interrupt is asserted at the first telemetry PING, signaling PLC connection is established. The charger transitions from the **Charger Off** state to the **Charger IDLE** state (ChgStat = 0b0001).

Charger IDLE State

As shown in [Figure 16](#), the following events cause the charger to enter the **Charger IDLE** state.

- PLC connection event. The charger transitions from the **Charger Off** state to the **Charger IDLE** state when the MAX20357A detects a PLC connection event.
- Disable the charger when power is applied to the PLC pin. If power is applied to the PLC pin, the charger enters the **Charger IDLE** state when the charger is disabled ChgEn = 0.

The charger exits the **Charger IDLE** state and starts the boot sequence when all the following conditions are met:

- The system is not in PLC IDLE mode. The system could be put into PLC IDLE mode to reduce power dissipation after the earbud battery is fully charged. In PLC IDLE mode, if the charger is enabled ChgEn = 1 and the charger auto-restart is enabled (ChgAutoReSta = 1), the system resumes from PLC IDLE mode automatically when the battery voltage drops below recharge threshold BatReg – BatReChg.
- The charger is enabled ChgEn = 1.

When the charger enters the **Charger Boot** state, all charger timers reset. If chg_res_ena = 1, the charger resets all charger-related registers when it goes through the boot sequence.

Precharge State

As shown in [Figure 16](#), the charger enters the precharge state (ChgStat = 0b0010) after the charger boot sequence is completed and the SYS pin voltage is regulated higher than or equal to the minimum system voltage SysMin. If the battery voltage is lower than VPChg or FrcPChg = 1, the charger remains in a precharge state. In the precharge state, the battery charging current is IPChg.

The following events cause the charger to exit the precharge state:

- Battery voltage rises above VPChg. If step-charging is enabled CC1Enable = 1, CC1 is not configured to run at room temperature only CC1RoomOnly = 0, or CC1 is configured to run at room temperature only CC1RoomOnly = 1, and the thermistor monitoring reports room temperature, the charger enters **Fast-Charge Constant Current Mode 1** (CC1) state. By default, step-charging is enabled CC1Enable = 1 and CC1 is configured to run at any temperature CC1RoomOnly = 0.
- Battery voltage rises above VPChg. If step-charging is disabled CC1Enable = 0, or CC1Enable = 1 and CC1 is configured to run at room temperature only CC1RoomOnly = 1 but the battery is in a cool or warm temperature zone, the charger enters **Fast-Charge Constant Current Mode 2** (CC2) state.
- Precharge timeout. If the charger remains in this state for longer than the charger precharge timer PChgTmr, the charger enters **Charger Fault-Precharge Timer PChgTmr Expired** state (ChgStat = 0b1000) and suspends charging.
- Charger safety timeout. If the charger safety timer ChgTmr expires while in the precharge state, the charger enters the **Charger Fault-Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA compliance](#) section for a detailed description.
- Forced precharge. The charger can be forced to operate with precharge current IPChg in **Force precharge** state by setting FrcPChg = 1. The charger transitions to the charger boot sequence when disabling forced precharge FrcPChg = 0.

Fast-Charge Constant Current CC1 State

Once the battery voltage rises above the precharge threshold VPChg, the charger allows a higher charge rate CC1IFChg at the beginning of the charge cycle during **Fast-Charge Constant Current Mode 1** (CC1) state. Set register bit CC1Enable = 0 to disable the step-charging feature and the charger transits from the **precharge** state directly to the **CC2** state. In the JEITA-compliant thermistor temperature monitoring control, CC1 can be configured to run at room temperature only by setting CC1RoomOnly = 1. In the **CC1** state, charge current is regulated less than or equal to CC1IFChg. See the [Reduced Charge Current](#) section for reasons that the charge current may be less than CC1IFChg.

The following events cause the charger state machine to exit the **CC1** state:

- Battery voltage rises to ChgStepRise. The charger enters the **CC2** state.
- Battery voltage drops below VPChg. The charger goes through **Fast-Charge CC1 Done, CC2 state**, and eventually goes back to the **precharge** state. During this process, the charger marks the internal signal StepChgDone = 1. If the battery voltage rises above VPChg again, it skips the **CC1** state to protect the battery.
- CC1 timeout. If the step-charge timer is enabled CC1TmoLimit = 1 and the charger remains in this state for longer than CC1FChgTmr, it enters the **CC2** state.
- Charger safety timeout. If the charger safety timer ChgTmr expires while in the **CC1** state, the charger enters the **Charger Fault-Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and suspends charging.
- Temperature measured from THM is out of room temperature zone and CC1 is allowed to operate at room temperature only. If CC1RoomOnly = 1 and the battery temperature transitions from Room to Cool or Warm, the charger enters the **CC2** state.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA compliance](#) section for a detailed description.

The battery charger dissipates the most power in the fast-charge constant current mode, which causes the die temperature to rise. If the die temperature approaches ChgThrmLim = 115°C, see the [Thermal Regulation](#) section for charger operation details.

Fast-Charge Constant Current (CC2) State

The step-charge feature is enabled by default on the MAX20357A. Once the battery voltage rises above the step-charge threshold ChgStepRise, the charger enters the **Fast-Charge Constant Current Mode 2 (CC2)** state with a lower charge rate CC2IFChg to avoid lithium plating and prolong the lifetime of the battery. ChgStepHys field sets the hysteresis for the step charge function to avoid hopping between the **CC1** state and **CC2** state caused by high voltage drop from current reduction. In the **CC2** state, charge current is regulated less than or equal to CC2IFChg. See the [Reduced Charge Current](#) section for reasons that the charge current may be less than CC2IFChg.

The following events cause the charger state machine to exit the **CC2** state:

- Battery voltage rises to BatReg. CC Track is enabled by default chg_cc_trk = 1, the charger enters the **CC Track** state. If CC Track is disabled chg_cc_trk = 0, the charger enters the **Fast-Charge Constant Voltage (CV)** state. It is highly recommended to keep CC Track enabled for better performance.
- Battery voltage drops below ChgStepRise – ChgStepHys. The charger goes back to the **CC1** state.
- Battery voltage drops below VPChg. The charger goes back to the **Precharge** state.
- Charger safety timeout. If the charger safety timer ChgTmr expires while in **CC2** state, the charger enters the **Charger Fault-Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The Charger suspends charging due to temperature. See the [JEITA compliance](#) section for a detailed description.

Pogo pin resistance may impose a limit on the maximum allowed step-charge threshold and CC2 charging current at termination voltage BatReg to prevent PLC communication failure.

Constant Current Tracking State CC Track

The charger enters **Constant Current Tracking (CC Track)** state when the battery voltage is close to the termination voltage BatReg if CC track is enabled chg_cc_trk = 1. In the **CC Track** state, charger current is evaluated roughly every 1.3ms. If the charge current hits the CV mode charger current at the same battery voltage, the charger reduces the charge current by one fixed step 1/64 of CC2IFChg as shown in [Figure 15](#). Charge current is reduced with controlled steps until charge current is less than termination current threshold IChgDone.

The following events cause the charger state machine to exit **CC Track** mode:

- Maximum charger current reduction is reached (charger current is reduced to 0.2 x CC2IFChg) or charger current is reduced below IChgDone, and charger is not in any current reduction mode. The charger enters the **Maintain Charge** state and starts the Maintain Charge timer.
- Charger safety timeout. If the charger safety timer ChgTmr expires while in **CC Track** state, the charger enters the **Charger Fault-Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The Charger suspends charging due to temperature. See the [JEITA compliance](#) section for a detailed description.

- **CC Track** state maintains a clean PLC line for data transfer and keeps battery voltage below the regulation point in the meantime. By default, the CC track is enabled. It is highly recommended to use this feature for more reliable PLC communication when the earbud battery voltage is near fully charged.

Fast-Charge Constant Voltage (CV) State

As shown in [Figure 16](#), if the CC track is disabled, the charger enters the **Fast-Charge Constant Voltage (CV)** state when the battery voltage is close to the top-off voltage BatReg. In the **CV** state, the charger regulates the battery voltage at BatReg and the charge current decreases from CC2IFChg as the battery voltage increases. Battery regulation voltage can be less than BatReg due to temperature. See the [JEITA Compliance](#) section for JEITA reduction of battery regulation voltage.

The following events cause the charger state machine to exit the **CV** state:

- The charge current drops below IChgDone and the charger is not in any current reduction mode, it enters the **Maintain Charge** state and starts the Maintain Charge timer MtChgTmr.
- Charger safety timeout. If the charger safety timer ChgTmr expires while in the CV state, the charger enters the **Charger Fault-Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and suspends charging.
- JEITA disable charging. The charger suspends charging due to temperature. See the [JEITA compliance](#) section for a detailed description.
- Battery voltage drops. Reduced battery voltage does not directly lead to **CV** state exit. As the battery voltage drops, the charge current keeps increasing. The charger enters the **CC2** state when the charge current hits CC2IFChg.

In **CV** mode, there might be a transient in charger current to regulate battery voltage, especially during telemetry PING. This current transient is present on the PLC line and could lead to potential PLC communication failure. It is recommended to use **CC track** mode during this charging phase.

Maintain Charge State

The charger enters the **Maintain Charge** state from the **CC Track** state or **CV** state when the charge current drops below IChgDone. In the **Maintain Charge** state, the charger regulates the battery voltage at BatReg and starts the Maintain Charge timer. The charge current is equal to or lower than IChgDone. The charge current keeps decreasing in the **Maintain Charge** state while the battery voltage is regulated at BatReg.

The following events cause the charger state machine to exit the Maintain Charge state:

- If the charger auto-stop is enabled (ChgAutoStop = 1) and the maintain charge timer MtChgTmr expires, the charger enters Maintain Charge Timer Done state and stops charging.
- If the charge current rises above IChgDone, the charger goes back to the **CV** state, and reset the step charge timer CC1FChgTmr.
- JEITA disable charging. The Charger suspends charging due to temperature and enters the **Maintain Charge Timer Done** state. See the [JEITA compliance](#) section for a detailed description.

If the charger auto-stop is disabled (ChgAutoStop = 0), the charger ignores the maintain charger timer and stays in the **Maintain Charge** state even if the charger current drops below IChgDone. When the charger transitions in and out of the **Maintain Charge** state, the charger safety timer does not reset. Only the local timer resets. If the charger enters the **Maintain Charge** state, the maintain charge timer MtChgTmr resets and starts counting. If the charger exits the **Maintain Charge** state and enters the **CV** state, the step charge timer CC1FChgTmr resets.

Maintain Charge Timer Done State

Charger enters the **Maintain Charge Timer Done** state from the **Maintain Charge** state after the Maintain Charge timer MtChgTmr is expired and charger auto-stop enabled ChgAutoStop = 1 or when JEITA suspends charging. In the **Maintain Charge Timer Done** state, the charger stops charging. If the charger is enabled ChgEn = 1 and the charger auto-restart is enabled ChgAutoReSta = 1, the charger exits the **Maintain Charge Timer Done** state and resumes charging once the battery voltage falls below recharge threshold BatReg - BatReChg. If the charger auto-restart is enabled ChgAutoReSta = 1 and the system is placed in PLC IDLE mode after the earbud battery is fully charged, the MAX20357A automatically exits PLC IDLE mode and resumes charging once the battery voltage falls below recharge threshold BatReg - BatReChg.

Charger Timers

The battery charger provides a global charger safety timer ChgTmr and three local timers, a precharge timer PChgTmr, a step-charge timer CC1FChgTmr, and a maintain charge timer MtChgTmr to ensure safe charging. These timers prevent the battery from being overcharged.

The safety timer ChgTmr runs through all charging states that have non-zero charger current, including **Precharge**, **CC1**, **CC2**, **CC Track**, **CV**, and **Maintain Charge**. When the charger safety timer ChgTmr expires, the charger enters the **Charger Fault - Safety Timer ChgTmr Expired** state (ChgStat = 0b1001) and stops charging.

Precharge timer PChgTmr runs in Precharge state. Precharge timer PChgTmr resets when the charger enters the **Precharge** state, except from JEITA suspend charging state (ChgStat = 0b1111). When the precharge timer PChgTmr expires, the charger enters the **Charger Fault - PChgTmr Expired** state (ChgStat = 0b1000) and stops charging.

The charger can exit the safety timer fault or precharge timer fault state by toggling ChgEn, soft reset, or removing and re-connection of PLC. When the charger enters the **Charger Off** state (ChgStat = 0b000) or **Charger IDLE** state (ChgStat = 0b0001) by the above behavior, the charger can exit from the charger fault state.

Step-charge timer CC1FChgTmr runs in **CC1** state. The step-charge timeout does not lead to any fault state. When it expires, the charger is forced to enter the CC2 state. Step-charge timer CC1FChgTmr resets when the charger enters the **CC1** state from the **Precharge** state, or when the charger goes from the **Maintain Charge** state to the **CV** state. Due to battery internal resistance and cable/PCB trace resistance, it is common that battery voltage detected from the BAT pin drops when the charger goes from **CC1** to **CC2** state. It is caused by reduced charge current from CC1FChg to CC2FChg. If the charger enters **CC2** due to step-charge timeout, even if the battery voltage detected from the BAT pin drops below step-charge threshold ChgStepRise - ChgStepHys, it stays in the **CC2** state. StepChgDone is reset to 0 when the charger enters the charger boot sequence.

In the **CC1** state, **CC2** state, and **CC Track** state, both the local step-charge timer CC1FChgTmr (in CC1 state) and the global charger safety timer ChgTmr are slowed by 50% and the fast-charge current is reduced to be between 20% and 50% of CC1/CC2 charge current. These two timers are paused when the fast-charge current is reduced to be below 20% of the CC1/CC2 charge current. Note the slowdown of the above timers applies to any type of fast-charge current reduction, see the [Reduced Charge Current](#) section.

Reduced Charge Current

Charger current can be less than the programmed value (IPChg, CC1FChg, CC2FChg) for any of the following reasons:

- JEITA controlled fast-charging current (CC1FChg, CC2FChg). When thermistor monitoring is enabled and the fast-charging current in cool, room, or warm temperature zone is programmed to be lower than $1 \times \text{CC1FChg}/\text{CC2FChg}$.
- The SYS LDO is enabled, and the PLC current limit is reached. The charge current is reduced in favor of the system load. System load always gets priority over the charger current.
- The SYS LDO is disabled, but the PLC current limit is lower than the programmed charger current. The charger current is regulated at the PLC current limit.
- The charger is under thermal regulation, see the [Thermal Regulation](#) section.

If the charger drop-out voltage drops down to the programmable threshold PLC_DROP, the charger current is actively reduced to maintain the charger input and output voltage difference $V_{\text{PLC}} - V_{\text{BAT}}$ at PLC_DROP. As shown in [Figure 16](#), when the charger current is being actively reduced, some charger state transitions are unavailable.

JEITA Compliance

To enhance safety when charging Li+ batteries, the MAX20357A features JEITA-compliant temperature monitoring. Temperature measurement using an external NTC thermistor places the battery into one of five temperature zones: cold, cool, room, warm, and hot. When JEITA-compliant thermistor monitoring is enabled, charging is always inhibited in cold and hot regions or if the thermistor cannot be detected. Charging behavior is configurable in warm, room, and cool regions using the I²C-controlled ThmEn parameter, as demonstrated in [Figure 17](#) to [Figure 20](#). Maintain charge state (ChgStat = 0b0110) only runs in the room temperature zone when thermistor monitoring is enabled.

CC1 state has its dedicated I²C-programmed temperature thresholds, which can be configured using the ChgT1ThrCC1-ChgT4ThrCC1. I²C-programmed temperature thresholds of precharge state, CC2 state, CC Track state, and CV state can be configured using ChgT1ThrDef-ChgT4ThrDef. JEITA's current control strategy in cool, room, and warm zones is programmable with the ThmCfg0-ThmCfg2 as shown in [Figure 17](#) to [Figure 20](#).

Note that JEITA measurements are continuous only if PLC is present. If PLC is not present and the ThmEn setting is higher than 0x3, JEITA measurement is performed based on ModelGauge m5 EZ measurements at a maximum rate set by jta_eoc_sel.




Figure 17. Temperature Monitoring Disabled




Figure 18. Charging Enabled in Cool and Room Regions




Figure 19. Charging Enabled in Room and Warm Regions




Figure 20. Charging Enabled in Cool Room and Warm Regions

Thermal Regulation

In addition to the PLC input current limit, the MAX20357A features thermal charge current regulation. This circuit acts to reduce charge current when the die temperature reaches a programmed thermal limit $T_{SHDN_PLC} - 3^{\circ}\text{C}$, preventing further temperature increase. T_{SHDN_PLC} is I²C programmable through ChgThrmLim. If the SYS LDO is enabled, the thermal regulation loop first reduces the charge current in favor of the SYS load. As the charge current is reduced to zero, the charger is off. If the die temperature continues to increase, the thermal regulation loop reduces the SYS LDO current, and the system load is supplemented by the battery. ChgThrmReg and its corresponding interrupt indicate if the charger is under thermal regulation. If the current is reduced to 0 but the temperature still hits T_{SHDN_PLC} , the MAX20357A enters thermal shutdown mode, waiting for the temperature to drop below the threshold. The MAX20357A resumes operation once the temperature drops below the thermal threshold. Note that all the registers reset to default when the MAX20357A goes out from thermal shutdown. This feature is designed to provide second overheating protection for earbuds in addition to JEITA's current operation.

SYS LDO and Power Path




Figure 21. Input Limiter, Power Path, and Charger Block Diagram

SYS LDO Default Mode

After the power-on reset, SYS LDO delivers power to the SYS output from the PLC line. When PLC is present, the SYS LDO output voltage reference is set based on the following rule:

$$V_{SYS} = \text{MAX}(V_{BAT}, \text{SysMin})$$

If V_{BAT} is lower than the minimum system voltage SysMin, SYS LDO regulates SYS voltage at SysMin to maintain a constant supply voltage to prevent the earbud SoC from UVLO. If V_{BAT} is higher than the minimum system voltage SysMin, the SYS LDO works in parallel with the charger by default and regulates $V_{SYS} = V_{BAT}$.

It should be noted that SYS LDO also decouples the SYS capacitance from the PLC line. On the PLC pin, no capacitance should be attached to allow full data rate communication.

SYS LDO Bypass Mode

As illustrated in the previous sections, the PLC line is sensitive to load change, which may cause abrupt voltage change and corrupt the PING packet. The MAX20357A features bypass SYS LDO and support any transient load directly from the battery. When PLC is present, set SysMinForce = 1 to force the SYS LDO to regulate $V_{SYS} = \text{SysMin}$. The SYS pin voltage is regulated based on the following rule:

$$V_{SYS} = \text{MAX}(V_{BAT} - \text{PP_drp}, \text{SysMin})$$

When the battery voltage is sufficiently higher than the minimum system voltage SysMin ($V_{BAT} - \text{PP_drp} > \text{SysMin}$), the power path FET is turned on and battery to SYS voltage drop is regulated to the programmable value PP_drp. The SYS LDO attempts to regulate $V_{SYS} = \text{SysMin}$. However, due to the power path, V_{SYS} is clamped at PP_drp lower than the battery voltage, which is higher than SysMin. SYS LDO eventually turns off. All system load is supplied by the battery. The PLC line current is regulated by the charger's constant current control loop. The PLC line is protected from any significant fluctuation caused by system load transient. To achieve reliable PLC communication and maintain a clean PLC channel, it is highly recommended to set SysMinForce = 1 when the battery voltage is sufficiently higher than SysMin. When the battery voltage is not sufficiently higher than SysMin ($V_{BAT} - \text{PP_drp} < \text{SysMin}$), the power path is open and the SYS LDO regulates $V_{SYS} = \text{SysMin}$. System load is supplied from the PLC line. The system designer needs to avoid applying any transient load during PLC PING since it may cause PLC communication failure and disconnection of PLC.

Battery Only Mode

When the PLC is not present and the battery is alive, the power path FET is fully ON, and the system load is supplied by the battery.

Reverse Protection

The SYS LDO and the charger feature reverse protection preventing reverse conduction when V_{SYS} or V_{BAT} is higher than the PLC charging voltage. When the voltage difference between the two earbud batteries is large, and the minimum algorithm is elected in the MAX20355A, the PLC charging voltage is adjusted to track the lower earbud battery of the two. In the earbud with the higher battery voltage, V_{SYS} and V_{BAT} are higher than the PLC charging voltage. In this condition, the SYS LDO and the charger are in reverse protection and the current is not back-driving the PLC line. During reverse protection, the MAX20355A and MAX20357A are still exchanging battery voltage and SOC information through telemetry PINGs. The reverse protection feature allows the MAX20355A to track either battery without concern of back-driving the PLC line.

Mono-Slave and Dual-Slave Mode

The MAX20357A supports dual-slave mode to connect to PLC1 or PLC2 on the MAX20355A, or mono-slave mode if PLC1 and PLC2 on MAX20355A are shorted. The PLC input current upper limit is programmable through PLCCurr with a maximum value of 200mA or 400mA depending on the state of the lchg_x2 bit. The function lchg_x2 bit is summarized as follows:

1. lchg_x2 = 0. In dual-slave mode, the PLC input current limit is set to operate in the range up to 200mA, SYS LDO output current and the charger current are both limited to PLCCurr, up to 200mA.
2. lchg_x2 = 1. When PLC1 and PLC2 of the MAX20355A are shorted in mono-slave mode, lchg_x2 can be set to 1 to double the PLC input current PLCCurr to 400mA. SYS LDO output current is limited by PLCCurr, up to 200mA. Charge current is limited by 2xPLCCurr, up to 400mA.

By setting lchg_x2 to 1, the MAX20357A doubles the PLC current limit PLCCurr and charger current CC1IFChg/CC2IFChg. The MAX20357A achieves up to 400mA charge current in mono-slave mode. Note that since the MAX20355A needs to short PLC1 and PLC2, it may cause a current imbalance between the two channels (Refer to the MAX20355A data sheet for detailed description). The PLC solution does not support toggling between mono-slave and dual-slave mode during operation. Once the system is configured to mono-slave mode, PLC current sink PLCSnkSel and PLC voltage threshold PLCThrSel on both MAX20355A and MAX20357A are doubled automatically to compensate for higher buck-boost output voltage ripple created by PLC1 and PLC2 tied together.

Battery Presence Detection

When pack protectors open due to a discharge-related fault, the pack protector turns off the discharge FET, placing a reverse-biased body diode in the discharge path and preventing further discharge. In this state, the system designer can decide that the battery has been damaged and that they would like to prevent a full charge cycle in the future. Even if the system designer does decide that the battery can be recovered, they can have concerns that the diode drop of the pack protector can cause the charger to believe that the battery is above the precharge voltage threshold, which would mean that the fast-charge current is applied.

In this scenario, it is useful for the system to understand before starting a full charge cycle whether a pack is present on the BAT node (with an open protector) or if the battery has simply been removed. The MAX20357A contains all of the necessary circuitry to allow the system designer to implement such a check.

One example of a simple algorithm to check for such a condition is to run the below check every time before starting a battery charging cycle:

1. Before enabling the charger, set BattPullDown = 1 to enable the pulldown resistor on the BAT node and monitor the BatUVLOB status bit. This pulldown resistor discharges the capacitance on the BAT node in case the battery is not present or the pack protector is open. After some time, check the BatUVLOB status and disable the BAT pulldown resistor. If BatUVLOB = 1 ($V_{BAT} > BAT_UVLO$), then the battery is present, and charging can be enabled. If BatUVLOB = 0, the BAT voltage is below the UVLO threshold. The following are two possibilities for BatUVLOB = 0:
 - a. The battery is not present.
 - b. The pack protector is open.

2. To distinguish between the above two possibilities, set $FrcPChg = 1$ and $ChgEn = 1$ to enable charging and force the charger to operate in the Precharge state ($ChgStat = 0b0010$) and monitor the $ChgVoltMode$ status bit. Such charging current and duration can close the pack protector if there is a battery present. After some time, if $ChgVoltMode = 0$ ($V_{BAT} < V_{BAT_REG}$), this indicates that the pack protector is closed, and the battery is sinking the precharge current $IPChg$. Set $FrcPChg = 0$ to disable force precharge and the charger enters the normal charging states determined by the battery voltage. If $ChgVoltMode = 1$ ($V_{BAT} \geq V_{BAT_REG}$), set $FrcPChg = 0$ and $ChgEn = 0$ to disable charging. The following are two possibilities for $ChgVoltMode = 1$:
 - a. The battery is not present. The precharge current $IPChg$ quickly charges the capacitance at the CHG_OUT node.
 - b. The battery is present and the forced precharge current $IPChg$ closes the pack protector. However, the battery voltage is higher than the termination voltage $BatReg$. Repeat step 1, if $BatUVLOB = 1$, this indicates the battery is present as the pack protector has closed and $V_{BAT} > BAT_UVLO$.

Note that if the $ChgGMD = 1$ ($V_{PLC} - V_{BAT} < PLC_DROP$), the battery presence detection mentioned above is not reliable as the limiter is not allowing the charger to force any current into the BAT node.

If the THM pin is connected to the thermistor inside the battery pack, battery insertion/removal detection can also be reported by the integrated fuel gauge. If the THM pin is connected to the thermistor on the PCB, use the procedure mentioned above to detect battery presence.

PLC Operation Modes

The MAX20357A features multiple modes of operation that are designed to minimize power consumption in the end user's application. The transitions between modes and general operation are shown in [Figure 22](#). The behavior of the main functional blocks in SEAL mode, OFF mode, and SYSUVLO mode are summarized in [Table 5](#).

Table 5. Functional Block Status in Low Power Modes

	SYSUVLO	SEAL	OFF	DISABLE PLC ($plc_fsm_ena = 0$)
Charger	OFF	OFF	OFF	OFF
SYS LDO	OFF	OFF	OFF	OFF
Power Path FET	OFF	OFF	Fully ON	Fully ON
Fuel Gauge	OFF	OFF	ON	ON
PLC	Passive impedance network	Passive impedance network	Passive impedance network	Passive network not connected
I ² C Access	No	No	No	Yes
After Exiting	OTP reload	OTP reload	OTP reload	No OTP reload




Figure 22. MAX20357A Device Operating Modes

SYSULVO Mode

The MAX20357A enters SYSULVO mode after first power up from the BAT pin, or when the SYS pin voltage drops below the SYSULVO threshold. The device exits SYSULVO mode when the device detects a PLC voltage higher than 3V. OTP registers are reloaded after the device exits SYSULVO mode.

OFF Mode

The MAX20357A enters OFF mode by issuing an OFF mode request through I²C (write 1 to `off_cmd_inp`), or by driving the EN low if the EN pin function is enabled (`enb_otp_ena` = 1, default is 0) with no PLC pulse. In the OFF mode, SYS power is cut off, the fuel gauge remains on, I²C access is retained, and all other blocks are placed into a low-power mode. The device exits OFF mode when the device detects a PLC voltage higher than 3V (default) or the EN bit is driven high (`enb_otp_ena` = 1). OFF mode offers a low-power mode for the charge-done use case when the battery is fully charged but the slave device remains in the charging case.

PLC Detection Mode

The standalone master or slave operates in PLC detection mode when the device is active. The PLC and moisture detection block diagrams are shown in [Figure 23](#). In PLC detection mode, the master sends a PLC detection pulse through an internal pullup/pulldown resistor every 380ms. The slave sends a PLC detection pulse through a similar pullup/pulldown resistor every 240ms. Master PLC is active, fuel gauge is on, and other blocks are in low-power mode; slave PLC is active, fuel gauge is on, power path FET is fully on, and other blocks are in a low-power state. Both the master and slave contain a passive impedance clamp network, which allows the PLC device to detect its counterpart device even when the counterpart device has a dead battery. See the following sections for a detailed description of the master and slave connection detection scheme under various circumstances. PLC detection pulse or moisture measurement launched by the counterpart device is shown in a dashed line.




Figure 23. PLC and Moisture Detection Block Diagrams

Active Master and Active Slave

As shown in [Figure 24](#), both the master and slave are in the PLC detection mode before the slave is attached. After receiving the slave's PLC detection pulse on the PLC line, the master sends a signature pulse (3x pulse) and automatically launches a moisture measurement. If there is no moisture, the master connects the PLC line to a buck-boost output and holds the PLC voltage to the default charge voltage (default 3.5V) for 100ms. Then the master increases the PLC voltage to communication voltage (default 5.5V) and PING the slave. If the master received ACK from the slave, both devices enter PLC Link mode. After the master and slave build connection, the `ch1/2_con_sts` status bit of MAX20355A and `chn_con_sts` status bit of MAX20357A are set, and the corresponding interrupt bits are asserted accordingly.

If moisture is found, the master does not turn on the buck-boost to supply the PLC1/2 pin, and no power is applied to the slave. Moisture-related status and interrupt registers in MAX20355A are set indicating moisture detected. If the slave does not detect power applied through the PLC line within 200ms, it launches moisture measurement automatically. If moisture is not cleared, the slave stays in moisture detection mode and launches automatic moisture detection every 16s. Once the slave detects moisture is cleared, it proceeds to PLC detection mode to connect with the master. See the [Moisture Detection](#) section for a detailed description of the moisture feature.




Figure 24. Active Master and Active Slave Connection

Active Master and Dead Slave

Both master and slave offer passive impedance clamp networks for dead slave battery detection and moisture detection. As shown in [Figure 25](#), before connection, the master is in PLC detection mode and the slave is connected to a dead battery. After the slave is attached to the master, the amplitude of the master's PLC detection pulse is clamped to 1.8V by the slave's internal passive impedance clamp network. The master perceives its PLC detection pulse with reduced amplitude as 'something connected'. After a 3x consecutive 'something connected' pulse, the master launches moisture measurement automatically. If there is no moisture, the master connects the PLC line to the buck-boost output and holds the PLC voltage to the default charge voltage (default 3.5V) for 100ms. Then the master increases the PLC voltage to communication voltage (default 5.5V) and PING the slave. If the master received ACK from the slave, both devices enter the PLC Link mode. After the master and slave build connection, the `ch1/2_con_sts` status bit of MAX20355A and `chn_con_sts` status bit of MAX20357A are set, and the corresponding interrupt bits are asserted accordingly.

Note that not only does the passive impedance clamp on the slave create a 'something connected' pulse on the master, but moisture between the PLC line and the ground can also create similar behavior. The master is not able to determine if it is a real slave or moisture impedance before launching moisture detection. If moisture is found, the master does not connect the buck-boost output to the PLC1/2 pin, and power is not applied to the slave. Moisture-related status and interrupt registers in MAX20355A are set indicating moisture detected. The MAX20357A remains in SYSUVLO mode.




Figure 25. Active Master and Dead Slave Connection

Dead Master and Active Slave

As shown in [Figure 26](#) before connection, the slave is in PLC Detection mode and the master is connected to a dead battery. After the slave is attached to the master, the slave's PLC detection pulse is clamped to 1.8V by the master's passive impedance clamp network. The slave perceives its PLC detection pulse with reduced amplitude as 'something connected'. After a 3x consecutive 'something connected' pulse, a dead_found interrupt is asserted in MAX20357A signaling dead master is detected, MAX20357A automatically launches a moisture measurement and continues sending a PLC detection pulse. After the master wakes up, the master and slave follow the procedure described in the [Active Master and Active Slave](#) section to build a connection.




Figure 26. Dead Master and Active Slave Connection

Moisture Detection

To prevent corrosion of the contacts if moisture is present on the PLC outputs, both the MAX20355A and MAX20357A offer a built-in moisture detection feature to check the resistance from the PLC output to GND. If the impedance detected is less than the I²C programmable moisture threshold, corresponding interrupts are flagged on both devices. The MAX20355A does not connect the buck-boost output to the PLC lines to start the charging process whenever moisture is detected. For both MAX20355A and MAX20357A, the moisture target current is set by RaccDetMIp (default 1µA), and the voltage threshold is set by RaccDetMThr (default 700mV). The moisture threshold is then calculated as RaccDetMThr/RaccDetMIp (default 700kΩ). Both the MAX20355A and MAX20357A can launch moisture detection before the PLC line is connected to the buck-boost output. After MAX20355A and MAX20357A build the PLC connection and enter the PLC link mode, manual moisture request is queued and proceeded after the PLC disconnection event. Note

that after MAX20355A and MAX20357A build connection and start charging, it is not able to measure moisture by applying source current and measuring voltage from ADC, since PLC voltage is already regulated by the buck-boost converter. The MAX20355A offers overcurrent protection for this use case to maintain system safety. The detailed description is in the overcurrent protection section. After POR, if no moisture is found previously, MAX20355A launches moisture detection under the following conditions:

1. After MAX20355A detects the PLC pulse from the MAX20357A and sends the signature pulse.
2. After MAX20355A detects a 3x consecutive 'something connected' pulse. If the MAX20355A detects an equivalent resistance less than 17kΩ (typ) applied between the PLC line and ground, the amplitude of the PLC detection pulse reduces and MAX20355A recognizes it as a 'something connected' pulse.
3. After manual moisture detection request through I²C bit moi_man_pl1/2. Manual moisture request is queued when buck-boost voltage is applied.
4. Automatic moisture detection every 16s if it is enabled through I²C bit moi_det_aut1/2. By default, moi_det_aut1/2 is set to 0 and automatic moisture detection is disabled.

After POR, if no moisture is found previously, the MAX20357A launches moisture detection under the following conditions:

1. After MAX20357A detects a 3x consecutive 'something connected' pulse. If the MAX20357A detects an equivalent resistance less than 17kΩ (typ) applied between the PLC line to ground, the amplitude of the PLC detection pulse reduces and MAX20357A recognizes it as a 'something connected' pulse.
2. After manual moisture detection request through I²C bit moi_man_pl. Manual moisture request is queued when buck-boost voltage is applied.
3. Automatic moisture detection every 16s. Automatic moisture detection is enabled by default.

During moisture detection, the MAX20355A and MAX20357A source a current through the PLC pin and measure PLC voltage with built-in ADC. Moisture detection logic always starts from 1μA source current. If the ADC voltage reading RaccDetMThr is less than 0x3F – AdcRng, it increases the current to 4 times and repeats the same measurement until the measured value is larger than 0x3F – AdcRng or maximum source current 64μA is reached. The moisture measurement algorithm ensures that the target moisture sink current RaccDetMlp can be reached for the best accuracy. The ADC voltage readings are reported in ADCAvg and the source current is reported in IP_RES_DET. Moisture resistance is calculated as ADCAvg/IP_RES_DET. Once the moisture measurement is completed, based on the measured result, corresponding interrupts are asserted as shown in [Figure 26](#). Note that the designed chip-level impedance measurement error is ±10%. However, the actual measurement error in the application can be higher than ±10% due to leakage current on the PCB. Especially when moisture impedance is approaching 1.5MΩ, the leakage current is comparable to the ADC source current. Since the leakage current varies depending on the application schematic and layout design, the actual measurement error also varies from design to design.

Table 6. Moisture Interrupt

MOISTURE INTERRUPT	MOISTURE RESISTANCE
res_det_gnd	$R_{MOI} < 458\Omega \pm 92\Omega$
moi_irq_det	$R_{MOI} < R_{accDetMThr} / R_{accDetMlp}$ (default 700kΩ)
moi_dne_int	$R_{accDetMThr} / R_{accDetMlp}$ (default 700kΩ) < $R_{MOI} < 1.5M\Omega$
res_det_opn	$R_{MOI} > 1.5M\Omega$
res_det_abr	Significant variation during moisture measurement
plc2/1_moi_det (MAX20355A)	$R_{MOI} < R_{accDetMThr} / R_{accDetMlp}$ (default 700kΩ) Set by automatic moisture detection conditions 1, 2, and 4
plc_moi_det (MAX20357A)	$R_{MOI} < R_{accDetMThr} / R_{accDetMlp}$ (default 700kΩ) Set by automatic moisture detection conditions 1 and 3

If moisture is detected, the MAX20355A/MAX20357A continues sending the PLC detection pulse by default to check resistance on the PLC line through its internal pullup resistor. If the equivalent moisture resistance measured is larger than 17kΩ, MAX20355A and MAX20357A perceive it as moisture removed and clear corresponding interrupts. Note that even if moisture is detected in one standalone PLC device if it is attached to its counterpart device, they are still able to pass the ATTACHED phase of the PLC connection detection process. After entering the DETECTED phase, MAX20355A launches moisture detection and fails to build a connection with the MAX20357A. The system cycles between ATTACHED

and DETECTED back and forth until the moisture condition is removed. Automatic moisture retry on the MAX20355A can be disabled by setting `moi_aut_rty1/2 = 0`. Automatic retry on the MAX20357A cannot be disabled.

PLC IDLE Mode

Once the MAX20357A battery is fully charged, either MAX20355A or MAX20357A can put the system into PLC IDLE mode by IDLE SYST_REQ PLC command to reduce unnecessary power losses. The current consumption of the MAX20357A in PLC IDLE mode is reduced to 11µA. In PLC IDLE mode, the master and slave suspend charging by removing power from the PLC line and starting the handshaking pulsing protocol to check the presence of the other device. Both master and slave can request to resume PLC communication from PLC IDLE mode by writing 1 to `plc_res_req` through I²C. The system automatically resumes from the PLC IDLE mode if the MAX20357A charger auto-restart is enabled and the MAX20357A battery voltage falls below the charger restart threshold. [Figure 27](#) shows the waveform of the MAX20355A issuing IDLE SYST_REQ PLC command to put the system into PLC IDLE mode.




Figure 27. Enter PLC IDLE Mode after Slave Battery is Fully Charged

Both MAX20355A and MAX20357A could detect the PLC disconnection (earbud removal) while in PLC IDLE mode, as shown in [Figure 28](#).




Figure 28. Master and Slave Disconnection While in PLC IDLE Mode

Master/Slave Resets and UBOOT Mode

The MAX20357A has PLC and I²C controllable resets. All the resets can be performed by local I²C write or by PLC command from its counterpart device. The MAX20355A/MAX20357A performs a reset for its counterpart device through the SYST_REQ PLC command. See [Table 1](#) and [Table 2](#) for a detailed decode chart for reset commands. Different reset types are summarized in [Table 7](#).

Table 7. Reset Types and Description

	DESCRIPTION	MAX20355A		MAX20357A	
		PLC*	I ² C	PLC*	I ² C
Fuel Gauge Reset	Reset fuel gauge register	SYST_REQ FG reset	fg_ena_byp fg_ena_val	SYST_REQ FG reset	fg_ena_byp fg_ena_val
Soft Reset	Reset internal registers and FSMs. Only PLC, not including RAM or fuel gauge.	SYST_REQ Soft reset	soft_reset	SYST_REQ Soft reset	soft_reset
Hard Reset	Cycle the power at MAX20357A SYS pin. MAX20357A charger is temporarily turned off.	SYST_REQ Hard reset	—	—	hard_reset
Hard + Soft Reset	Soft reset + Hard reset.	SYST_REQ X reset	—	—	sft_hrd_rst
Off Mode	Off mode	—	off_cmd_inp	—	off_cmd_inp
Seal Mode	MAX20357A Seal mode	SYST_REQ SEAL	—	—	seal_i2c_cmd
UBOOT	Hard reset and enters UART mode.	SYST_REQ UBOOT	—	—	uboot_i2c_cmd

*PLC commands that put their counterparts into the corresponding reset state

General-Purpose Input Output (GPIO)

The MAX20355A/MAX20357A each feature four general-purpose inputs/outputs (GPIO) controllable by its counterpart through PLC or local I²C write. Set GPIOPLCCtr = 1 to control GPIOx by PLC, and set GPIOPLCCtr = 0 to control GPIO by I²C. When GPIOx is controlled by I²C, set GPIOEnResx = 1 to configure GPIOx as general-purpose input, and set GPIOEnResx = 0 to configure GPIOx as general-purpose output.

When GPIOx is configured as general-purpose input (GPI), set GPIOEnPupx = 1 to have the GPIOx internally pulled up to the maximum of PLC line voltage and battery voltage, and set GPIOEnPupx = 0 to have the GPIOx internally pulled down.

When GPIOx is configured as a general-purpose output (GPO), the GPO is in open-drain mode and requires an external pullup resistor (typically 10kΩ–100kΩ). Connect the external pullup resistor to a voltage rail that is higher than 1.4V (TYP). Set GPIODoutx = 1 to turn on the open-drain FET and output low, and set GPIODoutx = 0 to turn off the open-drain FET and output high.

The GPI input status GPIODAImp4–GPIODAImp1 still functions properly and does not collide when the GPIO is configured as an output. In other words, GPIO status, either configured as input or as output is stored in GPIODAImp4–GPIODAImp1.

Watchdog

The MAX20357A provides a watchdog function to reset the chip in case there is a malfunction in the slave SoC. The watchdog feature is enabled through wd_eoc_sel. There are three reset types: soft reset, hard reset, soft and hard reset. The reset types are I²C programmable also through wd_rst_type. wd_eoc_sel sets watchdog reset timer. If the watchdog is not serviced by reading wd__itr_clr in time, MAX20357A places a reset. Note that if the MAX20357A is in UART mode, hard reset, soft reset, hard and soft reset, or JEITA reset, the watchdog reset requests are queued and implemented until the MAX20357A exits the listed modes. The first timeout is skipped after MAX20357A goes out of the above state to leave enough time for the system processor to read wd__itr_clr. If the device is in SYSUVLO mode, OFF mode, or SEAL mode, the watchdog is disabled.

After MAX20357A resets from watchdog reset, wd_rst can be used to indicate the reset is placed by watchdog timeout. Once this is received, the application processor must read reset_mode to determine what caused the type of restart to ensure the data in this register remains valid. reset_mode is cleared on read through I²C.

High ESD Protected ESD Outputs

High-ESD protection on the MAX20357A PLC pin protects the device from high energy ESD damage up to 8kV contact discharge. [Table 8](#) shows the rating of ESD protection at the PLC pin using Contact Discharge.

Table 8. ESD Protection

ESD PROTECTION (PLC)				
ESD Protection Rating	PLC	Contact Discharge	8	kV

ModelGauge M5 EZ Fuel Gauge with Integrated Sense Resistor

The MAX20355A and MAX20357A implement the ModelGauge m5 algorithm. The IC measures voltage, current, and temperature accurately to produce fuel gauge results. The ModelGauge m5 robust algorithm provides tolerance against battery diversity. This additional robustness enables simpler implementation for most applications and batteries by avoiding time-consuming battery characterization.

The ModelGauge m5 algorithm combines the short-term accuracy and linearity of a coulomb counter with the long-term stability of a voltage-based fuel gauge, along with temperature compensation to provide industry-leading fuel gauge accuracy. The IC automatically compensates for aging, temperature, and discharge rate and provides an accurate state-of-charge (SOC) in percentage (%) and remaining capacity in milliampere-hours (mAh) over a wide range of operating conditions. Fuel gauge error always converges to 0% as the cell approaches empty. The IC provides accurate estimation of time-to-empty and time-to-full and provides three methods for reporting the age of the battery: reduction in capacity, increase in battery resistance, and cycle odometer.

The IC contains a unique serial number. It can be used for cloud-based authentication. See the [Serial Number Feature](#) section for more information.

Communication with the host occurs over the standard I²C interface.

ModelGauge m5 EZ Performance

The ModelGauge m5 EZ performance provides plug-and-play operation when the IC is connected to most lithium batteries. While the IC can be custom-tuned to the application's specific battery through a characterization process for ideal performance, the IC can provide good performance for most applications with no custom characterization required. [Table 9](#) and [Figure 29](#) show the performance of the ModelGauge m5 algorithm in applications using the ModelGauge m5 EZ configuration.

The ModelGauge m5 EZ provides good performance for most cell types. For some chemistries, such as lithium-iron-phosphate (LiFePO₄) and Panasonic NCR/NCA series cells, it is suggested that the customer request a custom model from Analog Devices for best performance.

For even better fuel-gauging accuracy than ModelGauge m5 EZ, contact Analog Devices for information regarding cell characterization.

Table 9. ModelGauge m5 EZ Performance

DESCRIPTION	AFTER FIRST CYCLE* (%)	AFTER SECOND CYCLE* (%)
Tests with less than 3% error	95	97
Tests with less than 5% error	98.7	99
Tests with less than 10% error	100	100

*Test conditions: +20°C and +40°C, run time of > 3 hours.




Figure 29. ModelGauge m5 EZ Configuration Performance

Application Notes

Refer to the following application notes for additional reference material:

[User Guide 6597: MAX1726x ModelGauge m5 EZ User Guide](#)

- Documents full register set
- More details about the ModelGauge m5 algorithm
- Discusses additional applications

[User Guide 6595: MAX1726x Software Implementation Guide](#)

- Guidelines for software drivers including example code

Standard Register Formats

Unless otherwise stated during a given register's description, all fuel gauge registers of the MAX20357A follow the same format depending on the type of register. See [Table 10](#) for the resolution and range of any register described hereafter.

Table 10. ModelGauge m5 Register Standard Resolutions

REGISTER TYPE	LSB SIZE	MINIMUM VALUE	MAXIMUM VALUE	NOTES
Capacity	0.125mAh	0.0mAh	8191.9mAh	—
Percentage	1/256%	0.0%	255.9961%	1% LSb when reading only the upper byte.
Voltage	1.25mV/16	0.0V	5.11992V	—
Current	39.06μA	-1.28A	1.27996A	Signed two's-complement format.
Temperature	1/256°C	-128.0°C	127.996°C	Signed two's-complement format. 1°C LSb when reading only the upper byte.
Resistance	1/4096Ω	0.0Ω	15.99976Ω	—
Time	5.625s	0.0s	102.3984h	—
Special	—	—	—	Format details are included with the register description.

ModelGauge m5 Algorithm

Classical coulomb-counter-based fuel gauges have excellent linearity and short-term performance. However, they suffer from drift due to the accumulation of the offset error in the current-sense measurement. Although the offset error is often very small, it cannot be eliminated. It causes the reported capacity error to increase over time and requires periodic corrections. Corrections are traditionally performed at full or empty. Some other systems also use the relaxed battery voltage to perform corrections. These systems determine the true state-of-charge (SOC) based on the battery voltage after a long time of no current flow. Both have the same limitation: if the correction condition is not observed over time in the actual application, the error in the system is boundless. The performance of classic coulomb counters is dominated by the accuracy of such corrections. Voltage measurement-based SOC estimation has accuracy limitations due to imperfect cell modeling but does not accumulate offset error over time.

The MAX20355A/MAX20357A includes an advanced voltage fuel gauge (VFG) that estimates open-circuit voltage (OCV), even during current flow, and simulates the nonlinear internal dynamics of a Li+ battery to determine the SOC with improved accuracy. The model considers the time effects of a battery caused by the chemical reactions and impedance in the battery to determine SOC. This SOC estimation does not accumulate offset error over time. The IC performs a smart empty compensation algorithm that automatically compensates for the effect of temperature conditions and load conditions to provide accurate state-of-charge information. The converge-to-empty function eliminates error toward an empty state. The IC learns battery capacity over time automatically to improve long-term performance. The age information of the battery is available in the output registers.

The ModelGauge m5 algorithm combines a high-accuracy coulomb counter with a VFG. See [Figure 30](#). The complementary combined result eliminates the weaknesses of both the coulomb counter and the VFG while providing the strengths of both. A mixing algorithm combines the VFG capacity with the coulomb counter and weighs each result so that both are used optimally to determine the battery state. In this way, the VFG capacity result is used to continuously make small adjustments to the battery state, canceling the coulomb-counter drift.




Figure 30. ModelGauge m5 Algorithm

The ModelGauge m5 algorithm uses this battery state information and accounts for temperature, battery current, age, and application parameters to determine the remaining capacity available to the system. As the battery approaches the critical region near empty, the ModelGauge m5 algorithm invokes a special error correction mechanism that eliminates any error.

The ModelGauge m5 algorithm continually adapts to the cell and application through independent learning routines. As the cell ages, its change in capacity is monitored and updated and the voltage-fuel-gauge dynamics adapt based on cell-voltage behavior in the application.

Analog Measurements

Voltage Measurement

VCell Register (0x09)

Register Type: Voltage

VCell reports the voltage measured between BATT and GND

AvgVCell Register (0x19)

Register Type: Voltage

The AvgVCell register reports an average of the VCell register readings.

MaxMinVolt Register (0x1B)

Register Type: Special

Initial Value: 0x00FF

The MaxMinVolt register maintains the maximum and minimum VCell register values since the device reset. At power-up, the maximum voltage value is set to 0x00 (the minimum), and the minimum voltage value is set to 0xFF (the maximum). Therefore, both values are changed to the voltage register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x00FF. The maximum and minimum voltages are each stored as 8-bit values with a 20mV resolution.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MaxVCELL								MinVCELL							

MaxVCELL: Maximum VCell register reading

MinVCELL: Minimum VCell register reading

Current Measurement

Current Register (0x0A)

Register Type: Current

The MAX20357A/MAX20357A uses internal current sensing to monitor the current through the SYS FG pin. The measurement value is stored in a two's-complement format. Measurement that exceeds the maximum and minimum current range is stored as maximum and minimum values. The current register has an LSB value of 31.25 μ A, a register scale range of ± 1.024 A, and an allowable measurement range as described in the [Absolute Maximum Ratings](#).

AvgCurrent Register (0x0B)

Register Type: Current

The AvgCurrent register reports an average of current register readings.

MaxMinCurr Register (0x1C)

Register Type: Special

Initial Value: 0x807F

The MaxMinCurr register maintains the maximum and minimum current register values since the last IC reset or until cleared by host software. At power-up, the maximum current value is set to (most negative) and the minimum current value is set to 7Fh (most positive). Therefore, both values are changed to the current register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x807F. The maximum and minimum currents are each stored as two's-complement 8-bit values with 160mA resolution.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MaxCurrent								MinCurrent							

MaxCurrent: Maximum Current register reading

MinCurrent: Minimum Current register reading

Temperature Measurement

Temp Register (0x08)

Register Type: Temperature

The Temp register provides the temperature measured by the thermistor or die temperature based on the Config register setting.

MaxMinTemp Register (0x1A)

Register Type: Special Initial Value: 0x807F

The MaxMinTemp register maintains the maximum and minimum Temp register (0x08) values since the last fuel-gauge reset or until cleared by host software. At power-up, the maximum value is set to 0x80 (most negative), and the minimum value is set to 0x7F (most positive). Therefore, both values are changed to the Temp register reading after the first update. Host software can reset this register by writing it to its power-up value of 0x807F. The maximum and minimum temperatures are each stored as two's-complement 8-bit values with 1°C resolution.

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MaxTemperature								MinTemperature							

MaxTemperature: Maximum Temp register reading

MinTemperature: Minimum Temp register reading

DieTemp Register (0x34)

Register Type: Temperature

The DieTemp register provides the internal die temperature measurement. If Config.TSel = 0, DieTemp and Temp registers have the value of the die temperature.

Power Measurement

Power Register (0xB1)

Instant power calculation from immediate current and voltage. The LSB is 1.6mW.

AvgPower Register (0xB3)

Filtered Average Power from the power register. LSB is 1.6mW.

Alert Function

The Alert Threshold registers allow interrupts to be generated by detecting a high or low voltage, current, temperature, or state-of-charge. Interrupts are generated on the ALRT pin open-drain output driver. An external pullup is required to generate a logic-high signal. Alerts can be triggered by any of the following conditions:

- Battery removal: ($V_{TH} > V_{BAT} - V_{DET}$) and battery removal detection enabled (Ber = 1).
- Battery insertion: ($V_{TH} < V_{BAT} - V_{DET-HYS}$) and battery insertion detection enabled (Bei = 1).
- Over/Undervoltage: ValrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/Undertemperature: TalrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/Undercurrent: IalrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- Over/Under SOC: SalrtTh register threshold violation (upper or lower) and alerts enabled (Aen = 1).
- 1% SOC change: RepSOC register bit d8 (1% bit) changed (dSOCen = 1).

To prevent false interrupts, the threshold registers should be initialized before setting the Aen bit. Alerts generated by battery insertion or removal can only be reset by clearing the corresponding bit in the Status (0x00) register. Alerts generated by a threshold-level violation can be configured to be cleared only by software or cleared automatically when the threshold level is no longer violated. See the Config (1Dh) and Config2 (BBh) register descriptions for details of the alert function configuration.

Serial Number Feature

Each IC provides a unique serial number ID. To read this serial number, clear the AtRateEn and the DPEn bit in the Config2 register. The 128-bit serial information overwrites the Dynamic Power and AtRate output registers. To continue Dynamic Power and AtRate operations after reading the serial number, the host should set Config2.AtRateEn and Config2.DPEn to 1.

Table 11. Serial Number Format

ADDRESS	Config2.AtRateEn = 1 Config2.DPEn = 1	Config2.AtRateEn = 0 && Config2.DPEn = 0
0xD4	MaxPeakPower	Serial Number Word0
0xD5	SusPeakPower	Serial Number Word1
0xD9	MPPCurrent	Serial Number Word2
0xDA	SPPCurrent	Serial Number Word3
0xDC	AtQResidual	Serial Number Word4
0xDD	AtTTE	Serial Number Word5
0xDE	AtAvSoc	Serial Number Word6
0xDF	AtAvCap	Serial Number Word7

ModelGauge m5 Memory Space

Registers that relate to the functionality of the ModelGauge m5 fuel gauge are located on pages 0h-4h and are continued on pages Bh and Dh. See the [ModelGauge m5 Algorithm](#) section for details of specific register operations. Register locations marked reserved should not be written to.

Table 12. ModelGauge m5 Register Memory Map

PAGE/WORD	00h	10h	20h	30h	40h	B0h	D0h
0h	Status	FullCapRep	TTF	Reserved	Reserved	Status2	RSense / UserMem3
1h	VAIrtTh	TTE	DevName	Reserved	Reserved	Power	ScOcvLim
2h	TAIrtTh	QRTable00	QRTable10	QRTable20	QRTable30	ID / UserMem2	VGain
3h	SAIrtTh	FullSocThr	FullCapNom	Reserved	RGain	AvgPower	SOCHold
4h	AtRate	RCell	Reserved	DieTemp	Reserved	IAIrtTh	MaxPeakPower
5h	RepCap	Reserved	Reserved	FullCap	dQAcc	TTFCfg	SusPeakPower
6h	RepSOC	AvgTA	Reserved	Reserved	dPAcc	CVMixCap	PackResistance
7h	Age	Cycles	AIN	Reserved	Reserved	CVHalfTime	SysResistance
8h	Temp	DesignCap	LearnCfg	RComp0	Reserved	CGTempCo	MinSysVoltage
9h	VCell	AvgVCell	FilterCfg	TempCo	ConvCfg	Curve	MPPCurrent
Ah	Current	MaxMinTemp	RelaxCfg	VEmpty	VFRemCap	HibCfg	SPPCurrent
Bh	AvgCurrent	MaxMinVolt	MiscCfg	Reserved	Reserved	Config2	ModelCfg
Ch	QResidual	MaxMinCurr	TGain	Reserved	Reserved	VRipple	AtQResidual
Dh	MixSOC	Config	TOff	FStat	QH	RippleCfg	AtTTE
Eh	AvSOC	IChgTerm	CGain	Timer	Reserved	TimerH	AtAvSOC
Fh	MixCap	AvCap	COff	ShdnTimer	Reserved	Reserved	AtAvCap

I²C Serial Communication

General Description

The IC features a revision 3.0 I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device, relying on the master to generate a clock signal. SCL clock rates from 0Hz to 400kHz are supported.

I²C is an open-drain bus, and therefore, SDA and SCL require pullups. Optional resistors (24Ω) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals.

[Figure 31](#) shows the functional diagram for the I²C-based communications controller. For additional information on I²C, refer to the *I²C Bus Specification and User Manual* which is available for free through the Internet.

Features

- I²C Revision 3.0 compatible serial communications channel
- Compatible with any bus timing up to 400kHz
- Does not utilize I²C clock stretching

I²C Simplified Block Diagram

There are three pins (aside from GND) for the I²C-compatible interface. V_{IO} determines the logic level, SCL is the clock line, and SDA is the data line. Note that the interface cannot drive the SCL line.




Figure 31. I²C Simplified Block Diagram

I²C System Configuration

The I²C-compatible interface is a multi-master bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I²C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I²C-compatible interface operates as a slave on the I²C bus with transmit and receive capabilities.




Figure 32. I²C System Configuration

I²C Interface Power

The I²C interface derives its power from V_{IO}. Typically, a power input such as V_{IO} would require a local 0.1μF ceramic bypass capacitor to ground. However, in highly integrated power distribution systems, a dedicated capacitor might not be necessary. If the impedance between V_{IO} and the next closest capacitor (≥ 0.1μF) is less than 100mΩ in series with 10nH, then a local capacitor is not needed. Otherwise, bypass V_{IO} to GND with a 0.1μF ceramic capacitor.

V_{IO} accepts voltages from 1.7V to 3.6V (V_{IO}). Cycling V_{IO} does not reset the I²C registers. When V_{IO} is less than V_{IOUVLO} and V_{SYSTEMA} is less than V_{SYSTEMAUVLO}, SDA and SCL are high impedance.

I²C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA, while SCL is high, are control signals. See the [I²C Start and Stop Conditions](#) section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

I²C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See [Figure 33](#).

A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the [I²C Acknowledge Bit](#) section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.




Figure 33. I²C Start and Stop Conditions

I²C Acknowledge Bit

Both the I²C bus master and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each ninth-bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See [Figure 34](#). To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for the detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 34. Acknowledge Bit

I²C Slave Address

The I²C controller implements 7-bit slave addressing. The registers of the MAX20355A/MAX20357A are divided into three blocks with separate slave addresses:

- The main block includes all the registers for the global resource, the power line communication, and the buck-boost regulator (MAX20355A)/the charger (MAX20357A). All the registers in the main block are 8-bit registers.
- The fuel gauge block includes all the registers for the fuel gauging. The fuel gauge registers are in 16-bit word.
- The RAM block is a 128-byte space for mailbox and bulk data transfer. The RAM registers are 8-bit.

MAX20355A ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
PLC Address	0x28, 0b 010 1000	0x50, 0b 0101 0000	0x51, 0b 0101 0001
Fuel Gauge Address	0x36, 0b 011 0110	0x6C, 0b 0110 1100	0x6D, 0b 0110 1101
RAM Address	0x50, 0b 101 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
MAX20357A ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
PLC Address	0x15, 0b 001 0101	0x2A, 0b 0010 1010	0x2B, 0b 0010 1011
Fuel Gauge Address	0x36, 0b 011 0110	0x6C, 0b 0110 1100	0x6D, 0b 0110 1101
RAM Address	0x55, 0b 101 0101	0xAA, 0b 1010 1010	0xAB, 0b 1010 1011




Figure 35. Slave Address Example

I²C Clock Stretching

In general, the clock signal generation for the I²C bus is the responsibility of the master device. The I²C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The IC does not use any form of clock stretching to hold down the clock line.

I²C General Call Address

This device does not implement the I²C specifications general call address and does not acknowledge the general call address (0b0000_0000).

I²C Device ID

This device does not support the I²C Device ID feature.

I²C Communication Speed

This device is compatible with any bus timing up to 400kHz. The main consideration when changing bus speed through this range is the combination of the bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant ($C \times R$), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the *I²C Bus Specification and User Manual* for detailed guidance on the pullup resistor selection. In general, for bus capacitances of 200pF, a 100kHz bus needs 5.6k Ω pullup resistors, and a 400kHz bus needs about 1.5k Ω pullup resistors. Remember that, while the open-drain bus is low, the pullup resistor is dissipating power, and lower-value pullup resistors dissipate more power (V^2/R).

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the *I²C Bus Specification and User Manual*. Major considerations concerning this part are:

- The I²C bus master uses current source pullups to shorten the signal rise.
- The I²C slave must use a different set of input filters on its SDA and SCL lines to accommodate the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the bus input filters are set for standard mode, fast mode, and fast-mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the [I²C Communication Protocols](#) section.

I²C Communication Protocols

Both writing to and reading from registers are supported as described in the following subsections.

Writing to a Single 8-Bit Register

[Figure 36](#) shows the protocol for the I²C master device to write one byte of data to this device. This protocol is the same as the SMBus specification's write-byte protocol.

The write byte protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/\bar{W} = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a data byte.
7. The slave updates with the new data.
8. The slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a Sr leaves the bus input filters in their current state.




Figure 36. Writing to a Single 8-bit Register with the Write Byte Protocol

Writing Multiple Bytes to Sequential Registers

Figure 37 shows the protocol for writing to sequential registers. This protocol is similar to the write-byte protocol above, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The writing to sequential registers protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/\bar{W} = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a data byte.
7. The slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
8. Steps 6 to 7 are repeated as many times as the master requires.
9. During the last acknowledge-related clock pulse, the master can issue an acknowledge or a not acknowledge.
10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a Sr leaves the bus input filters in their current state.




Figure 37. Writing to Sequential Registers X to N

Writing to 16-Bit Registers

The Write Data protocol is used to transmit data to the registers of the fuel gauge at memory addresses from 00h to FFh. Addresses 00h to FFh can be written as a block. The memory address is sent by the bus master as a single-byte value immediately after the slave address. The LSB of the data to be stored is written immediately after the memory address byte is acknowledged. Because the address is automatically incremented after the last bit of each 16-bit word received by the IC, the LSB of the data at the next memory address can be written immediately after the acknowledgment of the MSB of data at the previous address. The master indicates the end of a write transaction by sending a STOP or Repeated START after receiving the last acknowledge bit. If the bus master continues an auto-incremented write transaction beyond address FFh, the IC ignores the data. Data is also ignored on writes to read-only addresses but not reserved addresses. Do not write to reserved address locations. See [Figure 38](#) for an example of the Write Data communication sequence.




Figure 38. Example I²C Write 16-Bit Data Communication Sequence

Reading from a Single Register

[Figure 39](#) shows the protocol for the I²C master device to read one byte of data. This protocol is the same as the SMBus specification's read-byte protocol.

The read byte protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/\overline{W} = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a repeated start command (Sr).
7. The master sends the 7-bit slave address followed by a read bit ($R/\overline{W} = 1$).
8. The addressed slave asserts an acknowledge by pulling SDA low.
9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
10. The master issues a not acknowledge (nA).
11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing a Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 39. Reading from a Single Register with the Read Byte Protocol

Reading from Sequential Registers

Figure 40 shows the protocol for reading from sequential registers. This protocol is similar to the read-byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.

The continuous read from sequential registers protocol is as follows:

1. The master sends a start command (S).
2. The master sends the 7-bit slave address followed by a write bit ($R/\overline{W} = 0$).
3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
4. The master sends an 8-bit register pointer.
5. The slave acknowledges the register pointer.
6. The master sends a repeated start command (Sr).
7. The master sends the 7-bit slave address followed by a read bit ($R/\overline{W} = 1$).
8. The addressed slave asserts an acknowledge by pulling SDA low.
9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a Sr leaves the bus input filters in their current state.

Note that when this device receives a stop it does not modify its register pointer. Therefore, if the master re-reads the same register, it can immediately send another read command, omitting the command to send a register pointer.




Figure 40. Reading Continuously from Sequential Registers X to N

Applications Information

PLC Current Sink and Detection Threshold

The MAX20355A and M PLC sink current and detection threshold are specially paired to maintain good performance. Buck-boost ripple is the major source of noise inside the system. The MAX20355A self-cancels the effect of the buck-boost ripple since the noise is created by itself. The MAX20357A is not able to cancel the noise. To compensate for the ripple noise, all the PLC sink current PLCSnkSel options of the MAX20355A are higher than the MAX20357A PLC sink current as shown in [Table 13](#) and [Table 14](#).

Table 13. PLC Detection Pair (MAX20355A Data Packet)

DECODE	MAX20355A PLCSnkSel	MAX20357A PLCThrSel
0b00	88mA	75mV
0b01	105.4mA	90mV
0b10	123mA	105mV
0b11	140.5mA	120mV

Table 14. PLC Detection Pair (MAX20357A Data Packet)

DECODE	MAX20357A PLCSnkSel	MAX20355A PLCThrSel
0b00	50.3mA	40mV
0b01	70.4mA	56mV
0b10	90.4mA	70mV
0b11	110.5mA	84mV

The PLC voltage detection threshold needs to be placed in the middle of the PLC signal for better performance. For each MAX20355A sink current PLCSnkSel, the MAX20357A offers one paired voltage detection threshold PLCThrSel. Make sure to always use the same code for the MAX20355A PLCSnkSel and the MAX20357A PLCThrSel ([Table 13](#)). Similarly, use the same code for the MAX20357A PLCSnkSel and the MAX20355A PLCThrSel ([Table 14](#)). It is recommended to start from code '00'. If the external noise is too strong and code '00' does not offer good performance, increase the sink current by moving to larger codes. Note there is a tradeoff between susceptibility to noise and power consumption. Higher sink current offers a better anti-interference ability, but also higher power consumption.





Figure 41. PLC Current Sink and Detection Threshold

Typical Application Circuit



PCB Layout Guidelines

Figure 42 shows a PCB layout example. The following guidelines are references to design the PCB:

1. Place the SYS capacitor (C_{SYS}) close to the SYS pin.
2. Place the CHG_OUT capacitor (C_{CHG_OUT}) close to the CHG_OUT pin.
3. Place the VDIG capacitor (C_{VDIG}) close to the VDIG pin. Proximity to the IC provides a stable supply for the internal circuitry.
4. Keep the power traces and load connections short and wide. This is to minimize PCB conduction loss and to improve the heat dissipation.
5. Multiple vias are recommended for all paths that carry high currents (PLC, SYS, and BAT). Placements of vias should create the shortest possible current loops and must not obstruct the flow of currents or mirror currents in the ground plane.
6. Do not neglect ceramic capacitor DC voltage derating. Choose capacitor values and case sizes carefully. Select ceramic capacitors that maintain capacitance over temperature and DC bias.




Figure 42. Layout Guideline

Register Map

MAX20357A (Slave address 0x15)

ADDRESS	NAME	MSB							LSB
USER_INTERRUPT									
0x00	REVISION_ID[7:0] 1	Revision_id[7:0]							
0x01	Status0[7:0]	chn_con_sts	chn_wty_sts	chn_idl_sts	srt_xfer	lng_xfer	ThmStat[2:0]		
0x02	Status1[7:0]	JeitalsReg	ChgRestaB	ChgThmReg	CC1Tmo	ChgStat[3:0]			
0x03	Status2[7:0]	PLCSumAct	PLCSumCurr[5:0]						dead_found_sts
0x04	Status3[7:0]	SysMinReg	ChgRev	ChgVoltMode	ChgVoltStp	ChgGMD	LDOGMD	PLCOK	SysRev
0x05	Status4[7:0]	plc_status[7:0]							
0x06	Status5[7:0]	itf_rdy_sts	BatUVLOB	dead_batt	plc_moi_det	botcode_Itc[3:0]			
0x07	Status6[7:0]	UartOvr	-	-	urt_swcn	chg_prqip	swc_off_mod[2:0]		
0x08	Int0[7:0]	PLCSumActInt	PLCSumCurrInt	ChgThmRegInt	CC1TmoInt	ChgStatInt	SysMinRegInt	ChgRestaBInt	ThmStatInt
0x09	Int1[7:0]	JeitalsRegInt	ChgRevInt	ChgVoltModeInt	ChgVoltStpInt	ChgGMDInt	LDOGMDInt	PLCOKInt	SysRevInt
0x0A	Int2[7:0]	chn_con_Int	chn_wty_Int	chn_idl_Int	srt_xfer_Rise	srt_xfer_Fall	plc_new_dat	plc_cmd_dne	plc_cmd_err
0x0B	Int3[7:0]	lng_xfer_Int	BatUVLOBInt	moi_dne_int	plc_moi_detInt	moi_irq_det	res_det_abr	res_det_opn	res_det_gnd
0x0C	Int4[7:0]	urt_tmo_fit	urt_modfail	urt_moddone	urt_swcnInt	dead_founded	-	swc_off_modIrq	chg_prqipIrq
0x0D	Int5[7:0]	itf_rdy_stsInt	UartOvrInt	-	-	-	wd_itr_clr	wd_rst	-
0x0E	IntMask0[7:0]	PLCSumActIntM	PLCSumCurrIntM	ChgThmRegIntM	CC1TmoIntM	ChgStatIntM	SysMinRegIntM	ChgRestaBIntM	ThmStatIntM
0x0F	IntMask1[7:0]	JeitalsRegIntM	ChgRevIntM	ChgVoltModeIntM	ChgVoltStpIntM	ChgGMDIntM	LDOGMDIntM	PLCOKIntM	SysRevIntM

ADDRESS	NAME	MSB							LSB
0x10	IntMask2[7:0]	chn_con_IntM	chn_wty_IntM	chn_idl_IntM	srt_xfer_RiseM	srt_xfer_FallM	plc_new_datM	plc_cmd_dneM	plc_cmd_errM
0x11	IntMask3[7:0]	lng_xfer_IntM	BatUVLOBIntM	moi_dne_intM	plc_moi_detIntM	moi_irq_deIntM	res_det_abrM	res_det_opnM	res_det_gndM
0x12	IntMask4[7:0]	urt_tmo_fitM	urt_modfailM	urt_moddoneM	urt_swcnIntM	dead_foundM	0	swc_off_modlrqM	chg_prq_inplrM
0x13	IntMask5[7:0]	itf_rdy_stsIntM	0	0	-	-	wd_itr_clrM	wd_rstM	-
USER_BOT									
0x1A	SYSTEM_REG0[7:0]	off_cmd_inp	soft_reset	hard_reset	sft_hrd_rst	seal_i2c_cmd	0	Stay_ON	enb_otpena
0x1B	BOT_CMD[7:0]	fg__reset	fg_ena_byp	fg_ena_val	-	-	-	-	jta_hrs_ena
0x1C	BOT_RDB[7:0]	reset_mode[2:0]			-	-	-	-	-
USER_UART									
0x20	UART_Ctr0[7:0]	-	-	-	-	urt_ovrv_en	urt_auto_en	rxs_tmo_tim[1:0]	
0x21	UART_Ctr1[7:0]	-	tmo_tmr_ena	i2c_urt_mod	i2c_urt_ena	i2c_urt_abr	i2c_urt_swc	i2c_tx_swc	i2c_rx_swc
USER_SYSTEM_CONFIG									
0x30	SYSTEM_CONFIG0[7:0]	chg_wkp_ena	low_pwr_ena	-	lchg_x2	chg_res_ena	i2c_ldo_ena	SYSUVLOThSel[1:0]	
0x31	PLC_CONFIG0[7:0]	PLCSnkSel[1:0]		-	-	-	-	PLCThrSel[1:0]	
0x32	PLC_CONFIG1[7:0]	otp_sum_rev	frc_i2c_sum	PLCCurr[5:0]					
0x33	PLC_CONFIG2[7:0]	plc_dsc_otp	PLC_DROP[2:0]			PLC_HLD[1:0]		PLC_HREF[1:0]	
0x34	PLC_CONFIG3[7:0]	plc_monitor	plc_con_sts	plc_config[2:0]			DAT_MAX_RTY[2:0]		
0x35	PLC_CONFIG4[7:0]	plc_fsm_ena	RAM_is_full	fifo_master	fifo_slave	plc_is_full	png_timeout	plc_res_req	cont_stream
0x36	PLC_CONFIG5[7:0]	no_fifo_slave	no_seal_mde	no_uart_mde	no_idle_mde	-	-	-	swp_plc_ram

ADDRESS	NAME	MSB							LSB
0x37	PLC_ARG[7:0]	plc_cmd_arg[7:0]							
0x38	PLC_CMD[7:0]	plc_run_trg	plc_command[6:0]						
0x39	PLC_RX[7:0]	–	plc_rx_bytes[6:0]						
0x3A	Master feed back0[7:0]	mst_SOC_val[7:0]							
0x3B	Master feed back1[7:0]	mst_FGready	–	–	–	–	–	–	–
0x3C	WATCHDOG0[7:0]	–	–	–	–	wd_rst_type[1:0]	wd_eoc_sel[1:0]		
0x3D	SYS_MIN0[7:0]	PP_drp[2:0]			SysMinForce	SysMin[3:0]			
USER_CHARGER									
0x40	ILimCtrlChg[7:0]	–	–	–	–	ChgThrmLim[3:0]			
0x41	ChgCur0[7:0]	–	CC1IFChg[6:0]						
0x42	ChgCur1[7:0]	–	CC2IFChg[6:0]						
0x43	ChgCntl0[7:0]	ChgEn	ChgAutoStop	ChgAutoReseta	–	skipCRFStart	CC1RoomOnly	CC1TmoLimit	CC1Enable
0x44	ChgCntl1[7:0]	BatReChg[1:0]		BatReg[5:0]					
0x45	ChgCntl2[7:0]	–	VPChg[2:0]			IPChg[1:0]	IChgDone[1:0]		
0x46	ChgTmr[7:0]	MtChgTmr[1:0]		PChgTmr[1:0]	CC1FChgTmr[1:0]		ChgTmr[1:0]		
0x47	ChgCfg0[7:0]	–	ChgStepHys[2:0]			ChgStepRise[3:0]			
0x48	ThmCfg0[7:0]	ChgCoolCC1IFChg[2:0]			ChgCoolBatReg[1:0]		ChgCoolCC2IFChg[2:0]		
0x49	ThmCfg1[7:0]	ChgRoomCC1IFChg[2:0]			ChgRoomBatReg[1:0]		ChgRoomCC2IFChg[2:0]		
0x4A	ThmCfg2[7:0]	ChgWarmCC1IFChg[2:0]			ChgWarmBatReg[1:0]		ChgWarmCC2IFChg[2:0]		
0x4B	ThmCfg3[7:0]	–	–	ChgT1ThrDef[2:0]			ChgT1ThrCC1[2:0]		
0x4C	ThmCfg4[7:0]	–	–	ChgT2ThrDef[2:0]			ChgT2ThrCC1[2:0]		
0x4D	ThmCfg5[7:0]	–	–	ChgT3ThrDef[2:0]			ChgT3ThrCC1[2:0]		
0x4E	ThmCfg6[7:0]	–	–	ChgT4ThrDef[2:0]			ChgT4ThrCC1[2:0]		

ADDRESS	NAME	MSB							LSB
0x4F	ThmCfg7[7:0]	jta_eoc_sel[1:0]		-	-	THMPUSel	ThmEn[2:0]		
0x50	ChgCtr1[7:0]	i2c_crf_ena	chg_cc_trk	ChgStsFCMr g	vlt_dne_ena	-	lng_xfer_op t	-	-
0x51	ChgCtr2[7:0]	BattUvloEn a	BattPullDow n	FrcPChg	-	-	-	vlt_ctr_plc[1:0]	
USER_GPIO									
0x58	GPIO1[7:0]	-	-	-	GPIOCmpE na1	GPIOPLC Ctr1	GPIOEnRe s1	GPIOEnPup 1	GIODout_ 1
0x59	GPIO2[7:0]	-	-	-	GPIOCmpE na2	GPIOPLC Ctr2	GPIOEnRe s2	GPIOEnPup 2	GIODout_ 2
0x5A	GPIO3[7:0]	-	-	-	GPIOCmpE na3	GPIOPLC Ctr3	GPIOEnRe s3	GPIOEnPup 3	GIODout_ 3
0x5B	GPIO4[7:0]	-	-	-	GPIOCmpE na4	GPIOPLC Ctr4	GPIOEnRe s4	GPIOEnPup 4	GIODout_ 4
0x5C	GPIO_rdb1[7:0]	GIODAI np_4	GIODAI np_3	GIODAI np_2	GIODAI np_1	-	-	-	GPIOCmos En
0x5D	GPIO_rdb2[7:0]	-	-	-	-	master_G PIO4	master_GP IO3	master_GPI O2	master_GPI O1
USER_DOP_PORT									
0x60	SOC_byte_1[7:0]	AVGVCELL_byte_1[7:0]							
0x61	SOC_byte_0[7:0]	AVGVCELL_byte_0[7:0]							
0x62	VCELL_byte_1[7:0]	VCELL_byte_1[7:0]							
0x63	VCELL_byte_0[7:0]	VCELL_byte_0[7:0]							
0x64	TTE_byte_1[7:0]	TTE_byte_1[7:0]							
0x65	TTE_byte_0[7:0]	TTE_byte_0[7:0]							
0x66	AVGVCELL_byte_1[7:0]	SOC_byte_1[7:0]							
0x67	AVGVCELL_byte_0[7:0]	SOC_byte_0[7:0]							

ADDRESS	NAME	MSB							LSB
0x68	TTF_byte_1[7:0]	TTF_byte_1[7:0]							
0x69	TTF_byte_0[7:0]	TTF_byte_0[7:0]							
0x6A	READY_REG[7:0]	dop_rdy_sig	–	dop_i2c_ena	ttf_reg_rdy	soc_reg_rdy	tte_reg_rdy	vcell_reg_rdy	avgvcell_re g_rdy
USER_MOISTURE_DETECTION									
0x70	ADC_CTRL1[7:0]	–	AdcGndTrh[3:0]				ResDetRty[2:0]		
0x71	ADC_CTRL2[7:0]	–	–	AdcRng[5:0]					
0x72	ADC_CTRL3[7:0]	–	–	–	–	–	AdcAvgNum[2:0]		
0x73	ADC_CTRL4[7:0]	–	–	AdcNoiseCtr[5:0]					
0x74	MOI_DET_REG1[7:0]	–	–	–	–	–	–	RaccDetMlp[1:0]	
0x75	MOI_DET_REG2[7:0]	RaccDetMThr[7:0]							
0x76	MOI_DET_REG3[7:0]	–	moi_det_aut	–	moi_man_pl	–	moi_man_rty	–	moi_aut_rty
0x77	IP_RES_REG[7:0]	–	–	–	–	–	–	IP_RES_DET[1:0]	
0x78	ADC_VAL1[7:0]	ADCAvg[7:0]							
0x79	ADC_VAL2[7:0]	ADCMax[7:0]							
0x7A	ADC_VAL3[7:0]	ADCMin[7:0]							

Register Details

[REVISION_ID \(0x0\)](#)

BIT	7	6	5	4	3	2	1	0
Field	Revision_id[7:0]							
Reset	0x12							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION
Revision_id	7:0	Information about the hardware revision.

Status0 (0x1)

BIT	7	6	5	4	3	2	1	0
Field	chn_con_sts	chn_wty_sts	chn_idl_sts	srt_xfer	lng_xfer	ThmStat[2:0]		
Reset	0x0	0x0	0x0	0x0	0x0	0x0		
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only		

BITFIELD	BITS	DESCRIPTION	DECODE
chn_con_sts	7	PLC Connection Status	0x0: Disconnected 0x1: Connected
chn_wty_sts	6	Waiting status to conclude connection with master.	0x0: Not in waiting state. 0x1: In waiting state.
chn_idl_sts	5	PLC Idle Status	0x0: Not in idle state. 0x1: Idle state.
srt_xfer	4	Short Transfer. Set for PLC PING and all PLC commands.	0x0: No short transfer. 0x1: Short transfer ongoing.
lng_xfer	3	Long Transfer. Set for DOUT_REQ PLC command and bulk data transfer.	0x0: No long transfer. 0x1: Long transfer ongoing.
ThmStat	2:0	JEITA Status from Thermistor Monitoring	0x0: Cold zone ($V_{THM_COLD} < V_{THM} < V_{THM_DIS}$) 0x1: Cool zone ($V_{THM_COOL} < V_{THM} < V_{THM_COLD}$) 0x2: Room zone ($V_{THM_WARM} < V_{THM} < V_{THM_COOL}$) 0x3: Warm zone ($V_{THM_HOT} < V_{THM} < V_{THM_WARM}$) 0x4: Hot zone ($V_{THM} < V_{THM_HOT}$) 0x5: No thermistor detected ($V_{THM} > V_{THM_DIS}$) 0x6: Thermistor monitoring disabled. ThmEn = 0x0. 0x7: Thermistor monitoring disabled. PLC voltage is not present. ThmEn is not 0x0.

Status1 (0x2)

BIT	7	6	5	4	3	2	1	0
Field	JeitalsReg	ChgRestaB	ChgThrmReg	CC1Tmo	ChgStat[3:0]			
Reset	0x0	0x0	0x0	0x0	0x0			
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
JeitalsReg	7	JEITA Status of Charge Current/Voltage	0x0: Charge current/voltage is not reduced because of JEITA settings. 0x1: Charge current/voltage is reduced because of JEITA settings.

BITFIELD	BITS	DESCRIPTION	DECODE
ChgRestaB	6	Charger Restart Status. Auto-cleared after charger restart complete. Valid only when charger is enabled ChgEn = 1.	0x0: No charger restart event 0x1: Charger restarts
ChgThrmReg	5	Charger Thermal Shutdown Status. Valid only when PLC voltage is present and charger is enabled ChgEn = 1.	0x0: Charger operating normally or disabled. 0x1: Charger current being actively reduced due to die temperature approaching thermal shutdown limit.
CC1Tmo	4	CC1 Timeout Status. CC1 timer is set by CC1FChgTmr.	0x0: CC1 timeout not expired. 0x1: CC1 Timeout expired.
ChgStat	3:0	Charger Mode Status	0x0: Charger off 0x1: Charger IDLE mode 0x2: Pre-charge in progress 0x3: Fast-charge constant current mode 1 (CC1) in progress 0x4: Fast-charge constant current mode 2 (CC2) in progress 0x5: Fast-charge constant voltage mode (CV) in progress 0x6: Maintain charge in progress 0x7: Maintain charge done 0x8: Charger Fault - PChgTmr Expired 0x9: Charger Fault - ChgTmr Expired 0xE: CC Tracking in progress 0xF: Charging suspended due to violation of JEITA temperature limits Other: Reserved

Status2 (0x3)

BIT	7	6	5	4	3	2	1	0
Field	PLCSumAct	PLCSumCurr[5:0]						dead_found_sts
Reset	0x0	0x0						
Access Type	Read Only	Read Only						Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
PLCSumAct	7	PLC Current Limit Status	0x0: PLC input current is less than PLCCurr. 0x1: PLC input current is equal to PLCCurr.
PLCSumCurr	6:1	Realtime PLC Input Current Limit. PLC input current is sum current of charger and SYS LDO.	Decode chart same as PLCCurr.
dead_found_sts	0	PLC detection found master in dead battery condition.	0x0: Master is active. 0x1: Dead master found.

Status3 (0x4)

BIT	7	6	5	4	3	2	1	0
Field	SysMinReg	ChgRev	ChgVoltMode	ChgVoltStp	ChgGMD	LDOGMD	PLCOK	SysRev

Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
SysMinReg	7	SYS Voltage Reference	0x0: V_{SYS} is regulated at BAT. 0x1: V_{SYS} is regulated at SysMin.
ChgRev	6	Charger Reverse Protection Status	0x0: $V_{BAT} < V_{PLC}$ Charger is in reverse protection. 0x1: $V_{PLC} > V_{BAT}$
ChgVoltMode	5	Charger Battery Voltage Regulation Status	0x0: $V_{BAT} < V_{BAT_REG}$ 0x1: $V_{BAT} \geq V_{BAT_REG}$
ChgVoltStp	4	Charger Step Charge Status. Valid only when charger is enabled ChgEn = 1.	0x0: $V_{BAT} < V_{BAT_STPCHG}$ 0x1: $V_{BAT} \geq V_{BAT_STPCHG}$
ChgGMD	3	Charger Dropout Status. Valid only when PLC voltage is present and charger is enabled ChgEn = 1.	0x0: Charger current is not reduced due to dropout condition $V_{PLC} - V_{CHG_OUT} > V_{PLC_DROP}$ 0x1: Charger current is actively reduced due to a dropout condition $V_{PLC} - V_{CHG_OUT} < V_{PLC_DROP}$
LDOGMD	2	SYS LDO Dropout Status. Valid only when PLC voltage is present and SYS LDO is active.	0x0: SYS LDO current is not reduced due to dropout condition $V_{PLC} - V_{SYS} > V_{PLC_DROP}$ 0x1: SYS LDO current is actively reduced due to a dropout condition $V_{PLC} - V_{SYS} < V_{PLC_DROP}$
PLCOk	1	PLC Voltage Status	0: $V_{PLC} < V_{PLCDET}$: PLC input voltage not present. 1: $V_{PLC} > V_{PLCDET}$
SysRev	0	SYS LDO Reverse Protection Status	0x0: $V_{PLC} < V_{SYS}$ SYS LDO is in reverse protection. 0x1: $V_{PLC} > V_{SYS}$

Status4 (0x5)

BIT	7	6	5	4	3	2	1	0
Field	plc_status[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
plc_status	7:0	PLC Communication Status. Valid on plc_cmd_dne or plc_cmd_err interrupt.	0x00: NO_PLC_ERROR. No error. 0x10: NACK_TO_CMD. Master sends NACK to slave command request. 0x11: NACK_TO_DATA. Master sends NACK to slave data packet. Only valid for short data transfer. 0x12: NOPLC_ON_CMD. PLC voltage disappears during PING. 0x14: NACK_N_DOUTR. NACK limit to DOUT_REQ is hit. Only valid for bulk data transfer. NACK limit is set by plc_config. 0x15: ERR_N_DOUTR. NACK limit to data packet is hit. Only valid for bulk data transfer. NACK limit is set by DAT_MAX_RTY. 0x18: MST_TMO_ERR. Slave is waiting for a (N)ACK from master but there is no response until timeout. 0x19: PLC_BUSY_ERR. Timer expired and slave

BITFIELD	BITS	DESCRIPTION	DECODE
			receives more than 128 bytes of data. 0x1B: BAD_CMD_TX, Write wrong command or command argument in PLC_CMD and PLC_ARG. 0x1C: BAD_CMD_RX, Expect (N)ACK from master but receive other packet. 0x1D: PLC_DATA_ERR, Received corrupted (N)ACK packets from master. Other: Reserved

Status5 (0x6)

BIT	7	6	5	4	3	2	1	0
Field	itf_rdy_sts	BatUVLOB	dead_batt	plc_moi_det	botcode_ltc[3:0]			
Reset	0x1	0x0	0x0	0x0	0x0			
Access Type	Read Only	Read Only	Read Only	Read Only	Read Only			

BITFIELD	BITS	DESCRIPTION	DECODE
itf_rdy_sts	7	OTP Loading Complete	0x0: OTP loading not completed. 0x1: OTP loading completed.
BatUVLOB	6	Battery Voltage UVLO Status. Valid only when PLC input voltage is present, PLCOK = 1, chn_con_sts = 1, and chn_wty_sts = 0.	0x0: $V_{BAT} < V_{BAT_UVLO}$ 0x1: $V_{BAT} > V_{BAT_UVLO}$
dead_batt	5	Dead Battery Found. Dead battery check is performed when device is waked up from SYSUVLO, SEAL and soft + hard reset by discharging BAT pin.	0x0: Active battery 0x1: Dead battery
plc_moi_det	4	PLC Moisture Detection Status	0x0: No moisture detected. 0x1: Moisture detected.
botcode_ltc	3:0	Specify what causes the device to restart.	0x0: Nothing 0x1: OFF 0x2: SEAL 0x4: SYSUVLO 0x8: Thermal shutdown Others: NA

Status6 (0x7)

BIT	7	6	5	4	3	2	1	0
Field	UartOvr	–	–	urt_swc_opn	chg_prq_inp	swc_off_mod[2:0]		
Reset	0b00	–	–	0x0	0x0	0x0		
Access Type	Read Only	–	–	Read Only	Read Only	Read Only		

BITFIELD	BITS	DESCRIPTION	DECODE
UartOvrV	7	UART Overvoltage Protection Status	0x0: No UART overvoltage 0x1: UART overvoltage
urt_swC_opn	4	UART switches are open due to UART timeout after 0.5s of UART line idle. Valid only when tmo_tmR_ena = 1.	0x0: No UART switch open event due to timeout. 0x1: UART switch is open due to timeout.
chg_prq_inp	3	Precharge Status. Valid only when ChgEn = 1.	0x0: $V_{BAT} < V_{BAT_PCHG}$ 0x1: $V_{BAT} \geq V_{BAT_PCHG}$
swc_off_mod	2:0	Indicator for device shutdown within 20ms.	0x0: Nothing 0x1: OFF (in 20ms) 0x2: SEAL (in 20ms) 0x3: SYSUVLO (in 20ms) 0x4: Others Others: NA

Int0 (0x8)

BIT	7	6	5	4	3	2	1	0
Field	PLCSumActInt	PLCSumCurrInt	ChgThrmRegInt	CC1Tmolnt	ChgStatInt	SysMinRegInt	ChgRestaBInt	ThmStatInt
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
PLCSumActInt	7	PLC Sum Current Limit Interrupt. Asserted if a change occurs on PLCSumAct.	0x0: Status is not changed. 0x1: Status is changed.
PLCSumCurrInt	6	PLC Sum Current Interrupt. Asserted if a change occurs on PLCSumCurr.	0x0: Status is not changed. 0x1: Status is changed.
ChgThrmRegInt	5	Charger Thermal Shutdown Interrupt. Asserted if a change occurs on ChgThrmReg.	0x0: Status is not changed. 0x1: Status is changed.
CC1Tmolnt	4	CC1 Timeout Interrupt. Asserted if a change occurs on CC1Tmo.	0x0: Status is not changed. 0x1: Status is changed.
ChgStatInt	3	Charger Mode Interrupt. Asserted if a change occurs on ChgStat.	0x0: Status is not changed. 0x1: Status is changed.
SysMinRegInt	2	SYS Voltage Reference Interrupt. Asserted if a change occurs on SysMinReg.	0x0: Status is not changed. 0x1: Status is changed.
ChgRestaBInt	1	Charger Restart Interrupt. Asserted if a change occurs on ChgRestaB.	0x0: Status is not changed. 0x1: Status is changed.
ThmStatInt	0	JEITA Thermal Monitoring Interrupt. Asserted if a change occurs on ThmStat.	0x0: Status is not changed. 0x1: Status is changed.

Int1 (0x9)

BIT	7	6	5	4	3	2	1	0
Field	JeitalsRegInt	ChgRevInt	ChgVoltModelInt	ChgVoltStpInt	ChgGMDInt	LDOGMDInt	PLCokInt	SysRevInt
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
JeitalsRegInt	7	JEITA Charger Current/Voltage Interrupt. Asserted if a change occurs on JeitalsReg.	0x0: Status is not changed. 0x1: Status is changed.
ChgRevInt	6	Charger Reverse Protection Interrupt. Asserted if a change occurs on ChgRev.	0x0: Status is not changed. 0x1: Status is changed.
ChgVoltModelInt	5	Charger Battery Voltage Regulation Interrupt. Asserted if a change occurs on ChgVoltMode.	0x0: Status is not changed. 0x1: Status is changed.
ChgVoltStpInt	4	Charger Step Charge Interrupt. Asserted if a change occurs on ChgVoltstp.	0x0: Status is not changed. 0x1: Status is changed.
ChgGMDInt	3	Charger Dropout Interrupt. Asserted if a change occurs on ChgGMD.	0: Charger current is not actively being reduced to regulate V _{CHGOUT} . 1: Charger current actively being reduced to regulate V _{CHGOUT} .
LDOGMDInt	2	SYS LDO Dropout Interrupt. Asserted if a change occurs on LDOGMD.	0x0: Status is not changed. 0x1: Status is changed.
PLCokInt	1	PLC Voltage Interrupt. Asserted if a change occurs on PLCOk.	0x0: Status is not changed. 0x1: Status is changed.
SysRevInt	0	SYS LDO Reverse Protection Interrupt. Asserted if a change occurs on SysRev.	0x0: Status is not changed. 0x1: Status is changed.

Int2 (0xA)

BIT	7	6	5	4	3	2	1	0
Field	chn_con_Int	chn_wty_Int	chn_idl_Int	srt_xfer_Rise	srt_xfer_Fall	plc_new_dat	plc_cmd_dne	plc_cmd_err
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
chn_con_Int	7	PLC Connection Interrupt. Asserted if a change occurs on chn_con_sts.	0x0: Status is not changed. 0x1: Status is changed.
chn_wty_Int	6	PLC Waiting Interrupt. Asserted if a change occurs on chn_wty_sts .	0x0: Status is not changed. 0x1: Status is changed.

BITFIELD	BITS	DESCRIPTION	DECODE
chn_idl_Int	5	PLC Idle Interrupt. Asserted if a change occurs on chn_idl_sts.	0x0: Status is not changed. 0x1: Status is changed.
srt_xfer_Rise	4	Short Transfer Rising Interrupt. Asserted if srt_xfer changes from 0 to 1.	0x0: Status does not change from 0 to 1. 0x1: Status changes from 0 to 1.
srt_xfer_Fall	3	Short Transfer Rising Interrupt. Asserted if srt_xfer changes from 1 to 0.	0x0: Status does not change from 1 to 0. 0x1: Status changes from 1 to 0.
plc_new_dat	2	PLC New Data Interrupt	0x0: No new data available. 0x1: New data available in RAM.
plc_cmd_dne	1	PLC Command Done Interrupt	0x0: PLC command not completed. 0x1: PLC command done.
plc_cmd_err	0	PLC Command Error Interrupt	0x0: PLC command no error. 0x1: PLC command error occurred.

Int3 (0xB)

BIT	7	6	5	4	3	2	1	0
Field	lng_xfer_Int	BatUVLOBInt	moi_dne_int	plc_moi_detInt	moi_irq_det	res_det_abr	res_det_opn	res_det_gnd
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
lng_xfer_Int	7	Long Transfer Interrupt. Asserted if a change occurs on lng_xfer.	0x0: Status is not changed. 0x1: Status is changed.
BatUVLOBInt	6	Battery Voltage UVLO Interrupt. Asserted if a change occurs on BatUVLOB.	0x0: Status is not changed. 0x1: Status is changed.
moi_dne_int	5	Moisture Detection Done Interrupt. It occurs when a moisture measure is completed.	0x0: Moisture measurement is not completed. 0x1: Moisture measurement is completed.
plc_moi_detInt	4	Moisture Detection Interrupt for PLC. It occurs when a moisture is detected on PLC. Asserted if a change occurs on plc_moi_det.	0x0: Status is not changed. 0x1: Status is changed.
moi_irq_det	3	Moisture Detection Measurement Valid Result Interrupt	0x0: Moisture detection valid value not detected. 0x1: Moisture detection valid value detected.
res_det_abr	2	Abort Resistive Measurement Result Interrupt	0x0: Abort resistive value not detected. 0x1: Abort resistive value detected.
res_det_opn	1	Open Resistive Measurement Result Interrupt	0x0: Open resistive value not detected. 0x1: Open resistive value detected.
res_det_gnd	0	Ground Resistive Measurement Result Interrupt	0x0: Ground resistive value not detected. 0x1: Ground resistive value detected.

Int4 (0xC)

BIT	7	6	5	4	3	2	1	0
Field	urt_tmo_fit	urt_modfail	urt_moddone	urt_swc_opnInt	dead_found	–	swc_off_modlrq	chg_prq_inplrq
Reset	0x0	0x0	0x0	0x0	0x0	–	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
urt_tmo_fit	7	UART Timeout Interrupt	0x0: UART mode timeout not expired. 0x1: UART mode timeout expired.
urt_modfail	6	UART Mode Fail Interrupt	0x0: UART mode not failed. 0x1: UART mode failed.
urt_moddone	5	UART Mode Done Interrupt. Asserted when device enters/exits UART mode.	0x0: No UART mode done event. 0x1: UART mode done.
urt_swc_opnInt	4	UART Switch Open Due to Timeout Interrupt. Asserted if a change occurs on urt_swc_opn.	0x0: Status is not changed. 0x1: Status is changed.
dead_found	3	PLC detection found the master in a dead battery condition. Asserted if a change occurs on dead_found_sts.	0x0: Status is not changed. 0x1: Status is changed.
swc_off_modlrq	1	Asserted if a change occurs on swc_off_mod.	0x0: Status is not changed. 0x1: Status is changed.
chg_prq_inplrq	0	Asserted if a change occurs on chg_prq_inp.	0x0: Status is not changed 0x1: Status is changed

Int5 (0xD)

BIT	7	6	5	4	3	2	1	0
Field	itf_rdy_stsInt	UartOvrVInt	–	–	–	wd_itr_clr	wd_rst	–
Reset	0x1	0b0	–	–	–	0x0		–
Access Type	Write, Read	Write, Read	–	–	–	Write, Read	Write, Read	–

BITFIELD	BITS	DESCRIPTION	DECODE
itf_rdy_stsInt	7	OTP Loading Complete. Device is ready to communicate via I ² C after this bit is asserted. Asserted if a change occurs on itf_rdy_sts.	0x0: Status is not changed. 0x1: Status is changed.
UartOvrVInt	6	UART Overvoltage Protection Interrupt. Asserted if a change occurs on UartOvrV.	0x0: Status is not changed. 0x1: Status is changed.
wd_itr_clr	2	Read this bit within the watchdog time limit to prevent device reset. This bit may reset itself if watchdog type chooses to reset the device.	0x0: Bit read. Device does not reset. 0x1: Bit not read since last timeout.

BITFIELD	BITS	DESCRIPTION	DECODE
wd_rst	1	Watchdog Reset	0x0: No watchdog reset. 0x1: Watchdog reset happened.

IntMask0 (0xE)

BIT	7	6	5	4	3	2	1	0
Field	PLCSumActInt M	PLCSumCurrInt M	ChgThrmRegInt M	CC1Tmolnt M	ChgStatInt M	SysMinRegInt M	ChgRestaBInt M	ThmStatInt M
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
PLCSumActIntM	7	PLCSumActInt Interrupt Mask	0x0: Masked 0x1: Unmasked
PLCSumCurrIntM	6	PLCSumCurrInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgThrmRegIntM	5	ChgThrmRegIntM Interrupt Mask	0x0: Masked 0x1: Unmasked
CC1TmolntM	4	CC1Tmolnt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgStatIntM	3	ChgStatInt Interrupt Mask	0x0: Masked 0x1: Unmasked
SysMinRegIntM	2	SysMinRegInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgRestaBIntM	1	ChgRestaBInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ThmStatIntM	0	ThmStatInt Interrupt Mask	0x0: Masked 0x1: Unmasked

IntMask1 (0xF)

BIT	7	6	5	4	3	2	1	0
Field	JeitalsRegIntM	ChgRevIntM	ChgVoltModeIntM	ChgVoltStpIntM	ChgGMDIntM	LDOGMDIntM	PLCokIntM	SysRevIntM
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
JeitalsRegIntM	7	JeitalsRegInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgRevIntM	6	ChgRevInt Interrupt Mask	0x0: Masked 0x1: Unmasked

BITFIELD	BITS	DESCRIPTION	DECODE
ChgVoltModelIntM	5	ChgVoltModelInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgVoltStpIntM	4	ChgVoltStpInt Interrupt Mask	0x0: Masked 0x1: Unmasked
ChgGMDIntM	3	ChgGMDInt Interrupt Mask	0x0: Masked 0x1: Unmasked
LDOGMDIntM	2	LDOGMDInt Interrupt Mask	0x0: Masked 0x1: Unmasked
PLCokIntM	1	PLCokInt Interrupt Mask	0x0: Masked 0x1: Unmasked
SysRevIntM	0	SysRevInt Interrupt Mask	0x0: Masked 0x1: Unmasked

IntMask2 (0x10)

BIT	7	6	5	4	3	2	1	0
Field	chn_con_IntM	chn_wty_IntM	chn_idl_IntM	srt_xfer_RiseM	srt_xfer_FallM	plc_new_datM	plc_cmd_dneM	plc_cmd_errM
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
chn_con_IntM	7	chn_con_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
chn_wty_IntM	6	chn_wty_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
chn_idl_IntM	5	chn_idl_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
srt_xfer_RiseM	4	srt_xfer_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
srt_xfer_FallM	3	srt_xfer_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
plc_new_datM	2	plc_new_dat Interrupt Mask	0x0: Masked 0x1: Unmasked
plc_cmd_dneM	1	plc_cmd_dne Interrupt Mask	0x0: Masked 0x1: Unmasked
plc_cmd_errM	0	plc_cmd_err Interrupt Mask	0x0: Masked 0x1: Unmasked

IntMask3 (0x11)

BIT	7	6	5	4	3	2	1	0
Field	lng_xfer_IntM	BatUVLOBIntM	moi_dne_intM	plc_moi_detIntM	moi_irq_detM	res_det_abrM	res_det_opnM	res_det_gndM
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
lng_xfer_IntM	7	lng_xfer_Int Interrupt Mask	0x0: Masked 0x1: Unmasked
BatUVLOBIntM	6	BatUVLOBInt Interrupt Mask	0x0: Masked 0x1: Unmasked
moi_dne_intM	5	moi_dne_int Interrupt Mask	0x0: Masked 0x1: Unmasked
plc_moi_detIntM	4	plc_moi_detInt Interrupt Mask	0x0: Masked 0x1: Unmasked
moi_irq_detM	3	moi_irq_det Interrupt Mask	0x0: Masked 0x1: Unmasked
res_det_abrM	2	res_det_abr Interrupt Mask	0x0: Masked 0x1: Unmasked
res_det_opnM	1	res_det_opn Interrupt Mask	0x0: Masked 0x1: Unmasked
res_det_gndM	0	res_det_gnd Interrupt Mask	0x0: Masked 0x1: Unmasked

IntMask4 (0x12)

BIT	7	6	5	4	3	2	1	0
Field	urt_tmo_fltM	urt_modfailM	urt_moddoneM	urt_swc_opnIntM	dead_foundM	0	swc_off_modlrqM	chg_prq_inplrM
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
urt_tmo_fltM	7	urt_tmo_flt Interrupt Mask	0x0: Masked 0x1: Unmasked
urt_modfailM	6	urt_modfail Interrupt Mask	0x0: Masked 0x1: Unmasked
urt_moddoneM	5	urt_moddone Interrupt Mask	0x0: Masked 0x1: Unmasked
urt_swc_opnIntM	4	urt_swc_opnInt Interrupt Mask	0x0: Masked 0x1: Unmasked
dead_foundM	3	dead_found Interrupt Mask	0x0: Masked 0x1: Unmasked
0	2	Reserved.	Keep 0. Do not change.
swc_off_modlrqM	1	swc_off_modlrq Interrupt Mask	0x0: Masked 0x1: Unmasked
chg_prq_inplrM	0	chg_prq_inplr Interrupt Mask	0x0: Masked 0x1: Unmasked

IntMask5 (0x13)

BIT	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Field	itf_rdy_stsIntM	0	0	–	–	wd_itr_clrM	wd_rstM	–
Reset	0x1	0b0	0b0	–	–	0x0	0x0	–
Access Type	Write, Read	Write, Read	Write, Read	–	–	Write, Read	Write, Read	–

BITFIELD	BITS	DESCRIPTION	DECODE
itf_rdy_stsIntM	7	itf_rdy_stsInt Interrupt Mask	0x0: Masked 0x1: Unmasked
0	6	UartOvrVInt Interrupt Mask	Keep 0. Do not change.
0	5	Reserved	Keep 0. Do not change.
wd_itr_clrM	2	wd_itr_clr Interrupt Mask	0x0: Masked 0x1: Unmasked
wd_rstM	1	wd_rst Interrupt Mask	0x0: Masked 0x1: Unmasked

SYSTEM REG0 (0x1A)

BIT	7	6	5	4	3	2	1	0
Field	off_cmd_inp	soft_reset	hard_reset	sft_hrd_rst	seal_i2c_cmd	0	Stay_ON	enb_otp_ena
Reset	0x0	0x0	0x0	0x0	0x0	0x0	0x1	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
off_cmd_inp	7	OFF Mode Request. Auto cleared.	0x0: No request. 0x1: Request to enter OFF mode.
soft_reset	6	Soft Reset Request	0x0: No request. 0x1: Request soft reset.
hard_reset	5	Hard Reset Request. Autoclear after hard reset.	0x0: No request. 0x1: Request hard reset.
sft_hrd_rst	4	Soft and Hard Reset Request	0x0: No request. 0x1: Request soft and hard reset.
seal_i2c_cmd	3	SEAL Request	0x0: No request. 0x1: Request to enter SEAL mode.
0	2	Reserved.	Keep 0. Do not change.
Stay_ON	1	Device stays on after turn on.	0x0: 500ms shutdown timer enabled. 0x1: Device remains ON.
enb_otp_ena	0	EN Pin Functionality	0x0: EN pin does not control OFF mode. 0x1: EN pin controls OFF mode.

BOT_CMD (0x1B)

BIT	7	6	5	4	3	2	1	0
Field	fg____reset	fg_ena_byp	fg_ena_val	–	–	–	–	jta_hrs_ena

Reset	0x0	0x0	0x0	–	–	–	–	0x0
Access Type	Write, Read	Write, Read	Write, Read	–	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
fg___reset	7	Fuel Gauge Reset. Autoclear when done.	0x0: No request. 0x1: Request fuel gauge reset.
fg_ena_byp	6	Fuel Gauge Manual Enable Functionality	0x0: Fuel gauge manual enable feature disabled. 0x1: Fuel gauge manual enable feature enabled.
fg_ena_val	5	Fuel Gauge Manual Enable. Valid if fg_ena_byp = 1.	0x0: Fuel gauge off. 0x1: Fuel gauge on.
jta_hrs_ena	0	Enable JEITA hard reset when there is no PLC present. Valid only when ThmEn > 0x3.	0x0: Disable 0x1: Enable

BOT_RDB (0x1C)

BIT	7	6	5	4	3	2	1	0
Field	reset_mode[2:0]			–	–	–	–	–
Reset	0x0			–	–	–	–	–
Access Type	Read Clears All			–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
reset_mode	7:5	Last reset conducted by the device since the device is on. Read clear.	0x0: No reset 0x1: Soft reset 0x2: Hard reset 0x3: Hard and soft reset 0x4: UBOOT Reset Others: NA

UART_Ctr0 (0x20)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	urt_ovrv_en	urt_auto_en	rxs_tmo_tim[1:0]	
Reset	–	–	–	–	0x1			
Access Type	–	–	–	–	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
urt_ovrv_en	3	UART Overvoltage Protection Enable	0x0: Disable 0x1: Enable
urt_auto_en	2	UART Automtatic Switch Enable	0x0: Disable 0x1: Enable

BITFIELD	BITS	DESCRIPTION	DECODE
rxs_tmo_tim	1:0	UART automatic switch timeout from RX to TX. Valid only when urt_auto_en = 1.	0x0: 8µs 0x1: 32µs 0x2: 64µs 0x3: 128µs

UART_Ctr1 (0x21)

BIT	7	6	5	4	3	2	1	0
Field	–	tmo_tmr_ena	i2c_urt_mod	i2c_urt_ena	i2c_urt_abr	i2c_urt_swc	i2c_tx_swc	i2c_rx_swc
Reset	–	0b1	0b0	0b0	0b0	0b0	0b0	0b0
Access Type	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
tmo_tmr_ena	6	UART Timeout	0x0: Disable 0x1: Enable
i2c_urt_mod	5	UART Enter/Exit Through PLC or I ² C Control	0x0: UART enter and exit controlled by PLC. 0x1: UART enter and exit controlled by I ² C.
i2c_urt_ena	4	Enter UART Mode (I ² C)	0x0: Not enter UART mode. 0x1: Enter UART mode.
i2c_urt_abr	3	Abort UART Mode (I ² C)	0x0: Not abort 0x1: Abort
i2c_urt_swc	2	UART Switch PLC or I ² C Control	0x0: PLC control 0x1: I ² C control
i2c_tx_swc	1	TX Switch I ² C Enable	0x0: Open 0x1: Closed
i2c_rx_swc	0	RX Switch I ² C Enable	0x0: Open 0x1: Closed

SYSTEM_CONFIG0 (0x30)

BIT	7	6	5	4	3	2	1	0
Field	chg_wkp_ena	low_pwr_ena	–	lchg_x2	chg_res_ena	i2c_ldo_ena	SYSUVLOThSel[1:0]	
Reset	0x1	0x1	–	0x0	0x0	0x1	0x0	
Access Type	Write, Read	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
chg_wkp_ena	7	Charger wakeup control when V _{BAT} is less than recharge voltage threshold.	0x0: V _{BAT} greater than recharge voltage threshold doesn't wake up the PLC FSM 0x1: V _{BAT} less than re-charge voltage threshold wakes up the PLC FSM
low_pwr_ena	6	Low Power Mode Enable	0x0: Disable 0x1: Enable
lchg_x2	4	PLC, charger and SYS LDO current limit control.	0x0: PLCCurr default setting. PLC can sink up to 200mA (typ). SYS LDO can sink up to 200mA (typ), Charge

BITFIELD	BITS	DESCRIPTION	DECODE
			current register default setting. Charger can sink up to 200mA (typ). 0x1: PLCCurr register setting doubled. PLC can sink up to 400mA (typ). SYS LDO can sink up to 200mA (typ), Charge current register setting doubled. can sink up to 400mA (typ).
chg_res_ena	3	Enable initialization reset for charger section of the register map: ILimCtrChg, ChgCur0/1, ChgCntl0/1/2, ChgTmr, ChgCfg0, ThmCfg0/1/2/3/4/5/6/7, ChgCtr1/2.	0x0: No initialization reset for the charger section of the register map. 0x1: Initialization reset for the charger section of the register map. Initialization occurs when charger FSM starts.
i2c_ldo_ena	2	SYS LDO Enable Control	0x0: SYS LDO disabled 0x1: SYS LDO enabled
SYSUVLOThSel	1:0	SYSUVLO Falling Voltage Threshold	0x0: 2.7V 0x1: 2.9V 0x2: 3.0V 0x3: 3.2V

PLC CONFIG0 (0x31)

BIT	7	6	5	4	3	2	1	0
Field	PLCSnkSel[1:0]		–	–	–	–	PLCThrSel[1:0]	
Reset	0x1		–	–	–	–	0x1	
Access Type	Write, Read		–	–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
PLCSnkSel	7:6	PLC Transmission Sink Current	0x0: 50.3mA 0x1: 70.4mA 0x2: 90.4mA 0x3: 110.5mA
PLCThrSel	1:0	PLC Pulse Voltage Threshold	0x0: 75mV 0x1: 90mV 0x2: 105mV 0x3: 120mV

PLC CONFIG1 (0x32)

BIT	7	6	5	4	3	2	1	0
Field	otp_sum_rev	frc_i2c_sum	PLCCurr[5:0]					
Reset	0x1	0x0	0x3F					
Access Type	Write, Read	Write, Read	Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
otp_sum_rev	7	Minimize the PLC Current in Case $V_{PLC} < V_{SYS}$ or $V_{PLC} < V_{BAT}$. Valid only if $frc_i2c_sum = 0$.	0x0: PLC current does not set to minimum value on $V_{PLC} < V_{SYS}$ or $V_{PLC} < V_{BAT}$. 0x1: PLC current set to its minimum value on $V_{PLC} < V_{SYS}$ or $V_{PLC} < V_{BAT}$.
frc_i2c_sum	6	Force PLC Current Limit to PLCCurr	0x0: PLC current limit internally controlled. PLC current limit can be lower than PLCCurr depending on charger operating condition. 0x1: PLC Current limit directly controlled by PLCCurr.
PLCCurr	5:0	PLC Input Current Limit. Sum of SYS LDO and charge current.	LSB is 3.125mA. The full scale is 200mA.

PLC_CONFIG2 (0x33)

BIT	7	6	5	4	3	2	1	0
Field	plc_dsc_otp	PLC_DROP[2:0]			PLC_HLD[1:0]		PLC_HREF[1:0]	
Reset	0b1	0x2			0b1		0x1	
Access Type	Write, Read	Write, Read			Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
plc_dsc_otp	7	PLC Discharge Enable Control Under SYSUVLO	0x0: No discharge 0x1: Discharge
PLC_DROP	6:4	Charger dropout ($V_{PLC} - V_{CHG_OUT}$) and SYS LDO ($V_{PLC} - V_{SYS}$) dropout threshold.	0x0: 50mV 0x1: 75mV 0x2: 100mV 0x3: 125mV 0x4: 150mV 0x5: 175mV 0x6: 200mV 0x7: 225mV
PLC_HLD	3:2	$V_{BAT} + V_{PLC_HREF} - V_{PLC_HLD}$ defines lower limit of the PLC voltage.	0x0: 50mV 0x1: 62.5mV 0x2: 75mV 0x3: 87.5mV
PLC_HREF	1:0	$V_{BAT} + V_{PLC_HREF}$ defines upper limit of PLC voltage.	0x0: 112.5mV 0x1: 125mV 0x2: 137.5mV 0x3: 150mV

PLC_CONFIG3 (0x34)

BIT	7	6	5	4	3	2	1	0
Field	plc_monitor	plc_con_sts	plc_config[2:0]			DAT_MAX_RTY[2:0]		
Reset	0x0	0x0	0x7			0x7		
Access Type	Write, Read	Write, Read	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
plc_monitor	7	Slave monitors PLC line for PLC communication as soon as PLC supply is present if master detection FSM is disabled.	0x0: Slave monitors PLC line. 0x1: Slave does not monitor PLC line.
plc_con_sts	6	Toggle to choose slave connection state indicator.	0x0: Enter connect state after first PING. 0x1: Enter connect state when PLC is present.
plc_config	5:3	Bulk transfer auto-retry of DOUT_REQ. Maximum NACK to DOUT_REQ from master before slave detect an error in DATA transfers. Only works in bulk data transfer mode.	0x0: 1 0x1: 2 0x2: 4 0x3: 8 0x4: 16 0x5: 32 0x6: 64 0x7: 128
DAT_MAX_RTU	2:0	Auto-Retry Numbers of Data Packet. Maximum NACK to data packet from master before error flag is asserted in data transfers. Valid for bulk data transfer only.	0x0: 1 0x1: 2 0x2: 3 0x3: 4 0x4: 5 0x5: 6 0x6: 7 0x7: 8

PLC_CONFIG4 (0x35)

BIT	7	6	5	4	3	2	1	0
Field	plc_fsm_ena	RAM_is_full	fifo_master	fifo_slave	plc_is_full	png_timeout	plc_res_req	cont_stream
Reset	0b1	0b0	0b0	0x0	0x0	0x0	0b0	0b0
Access Type	Write, Read	Write, Read	Read Only	Read Only	Read Only	Read Only	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
plc_fsm_ena	7	PLC FSM Enable Control	0x0: PLC FSM disabled. 0x1: PLC FSM enabled.
RAM_is_full	6	Valid for both bulk data transfer and mailbox data transfer. When data is received, this bit is set together with plc_new_dat and plc_rx_bytes. RAM_is_full remains at 1 until write 1 from I ² C to clear. Make sure to clear RAM_is_full after PLC data is read through I ² C. Writing RAM_is_full to one signals to the device that RAM is ready to receive a new data packet. If the device receives new DOUT_REQ but RAM_is_full remains to 1, the device will NACK to DOUT_REQ.	0x0: No new data received on PLC line. 0x1: New data received via PLC line, ready to be read. Write to 1 to clear.
fifo_master	5	FIFO Master	0x0: Not in FIFO master mode. 0x1: FIFO master mode.
fifo_slave	4	FIFO Slave	0x0: Not in FIFO slave mode. 0x1: FIFO slave mode.
plc_is_full	3	Valid only for bulk data transfer. It indicates the RAM buffer is full. Data received via PLC is not read yet. Device will NACK to next PLC DOUT_REQ.	0x0: At least one RAM is free. 0x1: Both RAMs are full.

BITFIELD	BITS	DESCRIPTION	DECODE
png_timeout	2	Indicator to show last PING packet from master is 268.5ms ago. This is just a flag to monitor the condition. Device does not take any action after timer is expired.	0x0: Last PING packet was received less than 268.5ms ago (typ). 0x1: Last PING packet was received more than 268.5ms ago (typ).
plc_res_req	1	PLC IDLE Resume Request. Autocleared when done.	0x0: No request. 0x1: Request to resume from PLC IDLE.
cont_stream	0	Valid only for bulk data transfer. If device is sending data in bulk transfer mode, when this bit is set to 1, only first packet transfer must be triggered with plc_run_trg. Other packets are sent automatically after plc_cmd_dne interrupt. New data packet needs to be filled in to RAM via I ² C before plc_cmd_dne of previous DOUT_REQ command.	0x0: No continuous stream. 0x1: Continuous stream.

PLC_CONFIG5 (0x36)

BIT	7	6	5	4	3	2	1	0
Field	no_fifo_slave	no_seal_mde	no_uart_mde	no_idle_mde	–	–	–	swp_plc_ram
Reset	0x0	0x0	0x1	0x0	–	–	–	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
no_fifo_slave	7	Nack to FIFO SYST_REQ PLC Command	0x0: Disable. Send ACK to FIFO SYST_REQ. 0x1: Enable. Send NACK to FIFO SYST_REQ.
no_seal_mde	6	Nack to SEAL SYST_REQ PLC Command	0x0: Disable. Send ACK to SEAL SYST_REQ PLC command. 0x1: Enable. Send NACK to SEAL SYST_REQ PLC command.
no_uart_mde	5	Nack to UART_REQ PLC Command	0x0: Disable. Send ACK to UART_REQ. 0x1: Enable. Send NACK to UART_REQ.
no_idle_mde	4	NACK to IDLE SYST_REQ PLC Command	0x0: Disable. Send ACK to IDLE_REQ. 0x1: Enable. Send NACK to IDLE_REQ.
swp_plc_ram	0	Swap PLC RAM Control. Set this bit to 1 to read back data filled to RAM from master SoC in mailbox data transfer. Make sure to keep this bit to 0 when triggering data transfer.	0x0: Automatic control. 0x1: RAM readback on I ² C.

PLC_ARG (0x37)

BIT	7	6	5	4	3	2	1	0
Field	plc_cmd_arg[7:0]							
Reset	0x00							

Access Type	Write, Read
--------------------	-------------

BITFIELD	BITS	DESCRIPTION	DECODE
plc_cmd_arg	7:0	PLC Command Argument	<p>SET_GPIO: {GPIOEnRes4, GPIOEnRes3, GPIOEnRes2, GPIOEnRes1, GPIODout_4, GPIODout_3, GPIODout_2, GPIODout_1}</p> <p>DOUT_REQ: Number of bytes = plc_cmd_arg1 + 1</p> <p>UART_REQ: 0x0: Manual configuration of UART direction via I²C command (All switches are OFF). 0x1: Master PLC1 master receiving, slave transmitting (RX switches are ON). 0x2: Master PLC1 master transmitting, slave receiving (TX switches are ON). 0x3: Master PLC1 local loop back (TX and RX switches are ON). 0x4: Master PLC2 master receiving, slave transmitting (RX switches are ON). 0x8: Master PLC2 master transmitting, slave receiving (TX switches are ON). 0xC: Master PLC2 local loop back (TX and RX switches are ON).</p> <p>SYST_REQ: 0x1: Soft reset 0x3: Fuel gauge reset 0x4: FIFO request 0x5: Free request 0x6: PLC IDLE mode request</p>

PLC_CMD (0x38)

BIT	7	6	5	4	3	2	1	0
Field	plc_run_trg	plc_command[6:0]						
Reset	0b0	0x0						
Access Type	Write, Read	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
plc_run_trg	7	PLC Command Trigger. Write 1 to trigger a PLC command. Autocleared when command is sent out through PLC line during PING.	0x0: No command in progress 0x1: Command running
plc_command	6:0	Command to Send on PLC Interface	0x00: SYST_REQ 0x03: SET_GPIO 0x05: DOUT_REQ 0x06: UART_REQ

PLC_RX (0x39)

BIT	7	6	5	4	3	2	1	0
Field	plc_rx_bytes[6:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
plc_rx_bytes	6:0	Number of bytes received on PLC line during last DOUT_REQ command. This register is set together with plc_new_dat interrupt and RAM_is_full flag.	Number of bytes = plc_rx_bytes + 1.

Master feed back0 (0x3A)

BIT	7	6	5	4	3	2	1	0
Field	mst_SOC_val[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
mst_SOC_val	7:0	Master SOC byte1 from Master Fuel Gauge. Valid if mst_FGready = 1.	LSB is 1% of full charge. The full scale is 256%.

Master feed back1 (0x3B)

BIT	7	6	5	4	3	2	1	0
Field	mst_FGready	–	–	–	–	–	–	–
Reset	0x0	–	–	–	–	–	–	–
Access Type	Read Only	–	–	–	–	–	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
mst_FGready	7	Master SOC is Reliable	0x0: Not reliable 0x1: Reliable

WATCHDOG0 (0x3C)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	wd_rst_type[1:0]		wd__eoc_sel[1:0]	
Reset	–	–	–	–	0x0		0x0	
Access Type	–	–	–	–	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
wd_rst_type	3:2	Watchdog Reset Type	0x0: Watchdog is OFF 0x1: Hard reset 0x2: Soft reset 0x3: Hard + soft reset
wd__eoc_sel	1:0	Watchdog Timer. Device skips the first watchdog timeout reset after UART exit, soft reset, hard reset, soft + hard reset, and JEITA reset.	0x0: 4s 0x1: 8s 0x2: 16s 0x3: 32s

SYS_MIN0 (0x3D)

BIT	7	6	5	4	3	2	1	0
Field	PP_drp[2:0]			SysMinForce	SysMin[3:0]			
Reset	0x2			0x0	0x0			
Access Type	Write, Read			Write, Read	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
PP_drp	7:5	CHG_OUT-SYS Drop. Valid when PLC is present and power path FET is active.	0x0: 25mV 0x1: 37.5mV 0x2: 50mV 0x3: 62.5mV 0x4: 75mV 0x5: 87.5mV 0x6: 100mV 0x7: 112.5mV
SysMinForce	4	Control Bit to Force V _{sys} Reference to SysMin	0x0: V _{sys} regulated to V _{BAT} 0x1: V _{sys} regulated to SysMin
SysMin	3:0	Minimum SYS Regulating Voltage	0x0: 3.0V 0x1: 3.1V 0x2: 3.2V 0x3: 3.3V 0x4: 3.4V 0x5: 3.5V 0x6: 3.6V 0x7: 3.7V 0x8: 3.8V 0x9: 3.9V 0xA: 4.0V 0xB: 4.1V 0xC: 4.2V 0xD: 4.3V 0xE: 4.4V 0xF: 4.5V

ILimCtrlChg (0x40)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	ChgThrmLim[3:0]			
Reset	–	–	–	–	0xF			
Access Type	–	–	–	–	Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
ChgThrmLim	3:0	Thermal Shutdown Threshold	0x0: 40°C 0x1: 45°C 0x2: 50°C 0x3: 55°C 0x4: 60°C 0x5: 65°C 0x6: 70°C 0x7: 75°C 0x8: 80°C 0x9: 85°C 0xA: 90°C 0xB: 95°C 0xC: 100°C 0xD: 105°C 0xE: 110°C 0xF: 115°C

ChgCur0 (0x41)

BIT	7	6	5	4	3	2	1	0
Field	–	CC1IFChg[6:0]						
Reset	–	0x43						
Access Type	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
CC1IFChg	6:0	Fast Charge Constant Current Zone 1 Charge Current	0x0 to 0x3C: 5mA to 65mA. LSB 1mA. 0x3D to 0x4F: 70mA to 160mA. LSB 5mA. 0x50 to 0x53: 170mA to 200mA. LSB 10mA. 0x54 to 0xFF: 200mA.

ChgCur1 (0x42)

BIT	7	6	5	4	3	2	1	0
Field	–	CC2IFChg[6:0]						
Reset	–	0x2D						
Access Type	–	Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
CC2IFChg	6:0	Fast Charge Constant Current Zone 2 Charge Current	0x0 to 0x3C: 5mA to 65mA. LSB 1mA. 0x3D to 0x4F: 70mA to 160mA. LSB 5mA. 0x50 to 0x53: 170mA to 200mA. LSB 10mA. 0x54 to 0xFF: 200mA.

ChgCntl0 (0x43)

BIT	7	6	5	4	3	2	1	0
Field	ChgEn	ChgAutoStop	ChgAutoReSta	–	skipCRFStart	CC1RoomOnly	CC1TmoLimit	CC1Enable
Reset	0x0	0x1	0x1	–	0x1	0x0	0x0	0x1
Access Type	Write, Read	Write, Read	Write, Read	–	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
ChgEn	7	Charger Enable Control	0x0: Disable 0x1: Enable
ChgAutoStop	6	Charger Auto-Stop Control. This bit controls if charger is allowed to transit from maintain charge state to maintain charge done state.	0x0: Auto-stop disabled 0x1: Auto-stop enabled
ChgAutoReSta	5	Charger Auto-Restart Control	0x0: Charger remains in maintain-charge done even when V_{BAT} is less than recharge threshold. 0x1: Charger automatically restarts when V_{BAT} drops below recharge threshold.
skipCRFStart	3		0x0: Disable charging when $V_{BAT} > V_{BAT_RECHG}$ 0x1: Enable charging when $V_{BAT} > V_{BAT_RECHG}$
CC1RoomOnly	2	Run charger in CC1 state under room temperature only. Temperature is detected from THM pin.	0x0: Run CC1 in any temperature range. 0x1: Run CC1 in Room temperature only.
CC1TmoLimit	1	This bit controls if charger skips CC1 phase and proceeds to CC2 phase after CC1 timeout. CC1 timer is set by CC1FChgTmr.	0x0: Run CC1 phase with timer limitation. 0x1: Run CC1 phase with no timer limitation.
CC1Enable	0	Enable CC1 Charging Phase. Write to 0 to skip or disable CC1 charging phase.	0x0: CC1 phase disabled. 0x1: CC1 phase enabled.

ChgCntl1 (0x44)

BIT	7	6	5	4	3	2	1	0
Field	BatReChg[1:0]		BatReg[5:0]					
Reset	0x2		0xF					
Access Type	Write, Read		Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
BatReChg	7:6	Charger Recharge Threshold in Relation to BatReg[3:0]	0x0: V _{BAT_REG} - 50mV 0x1: V _{BAT_REG} - 100mV 0x2: V _{BAT_REG} - 150mV 0x3: V _{BAT_REG} - 200mV
BatReg	5:0	Charger Battery Regulation Voltage	Battery regulation voltage = BatReg x 0.01V + 4.05V. Capped to 4.6V. Do not recommend to set the value > 0x38.

ChgCntl2 (0x45)

BIT	7	6	5	4	3	2	1	0
Field	–	VPChg[2:0]			IPChg[1:0]		IChgDone[1:0]	
Reset	–	0x3			0x2		0x2	
Access Type	–	Write, Read			Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
VPChg	6:4	Charger Precharge Voltage Rising Threshold	0x0: 2.70V 0x1: 2.80V 0x2: 2.90V 0x3: 3.00V 0x4: 3.10V 0x5: 3.20V 0x6: 3.30V 0x7: 3.40V
IPChg	3:2	Charger Precharge Current	0x0: 0.05 x I _{CC2IFChg} 0x1: 0.10 x I _{CC2IFChg} 0x2: 0.20 x I _{CC2IFChg} 0x3: 0.30 x I _{CC2IFChg}
IChgDone	1:0	Charger Charge-Done Current Threshold	0b00: 0.025 x I _{CC2IFChg} 0b01: 0.05 x I _{CC2IFChg} 0b10: 0.10 x I _{CC2IFChg} 0b11: 0.20 x I _{CC2IFChg}

ChgTmr (0x46)

BIT	7	6	5	4	3	2	1	0
Field	MtChgTmr[1:0]		PChgTmr[1:0]		CC1FChgTmr[1:0]		ChgTmr[1:0]	

Reset	0x0	0x0	0x0	0x0
Access Type	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
MtChgTmr	7:6	Charger Maintain Charge Timer	0x0: 0 min 0x1: 15 min 0x2: 30 min 0x3: 60 min
PChgTmr	5:4	Charger Precharge Timer	0x0: 30 min 0x1: 60 min 0x2: 120 min 0x3: 240 min
CC1FChgTmr	3:2	Charger Fast Charge CC1 Timer	0x0: 30 min 0x1: 60 min 0x2: 120 min 0x3: 240 min
ChgTmr	1:0	Charger Safety Timer. Runs during Precharge, CC1, CC2, and CC track/CV charge phases.	0x0: 75 min 0x1: 150 min 0x2: 300 min 0x3: 600 min

ChgCfg0 (0x47)

BIT	7	6	5	4	3	2	1	0
Field	–	ChgStepHys[2:0]			ChgStepRise[3:0]			
Reset	–	0x5			0x2			
Access Type	–	Write, Read			Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
ChgStepHys	6:4	Charger Step Charge Voltage Threshold Hysteresis	0x0: 100mV 0x1: 200mV 0x2: 300mV 0x3: 400mV 0x4: 500mV Others: 600mV
ChgStepRise	3:0	Charger Step Charge Voltage Rising Threshold	0x0: 3.80V 0x1: 3.85V 0x2: 3.90V 0x3: 3.95V 0x4: 4.00V 0x5: 4.05V 0x6: 4.10V 0x7: 4.15V 0x8: 4.20V 0x9: 4.25V 0xA: 4.30V 0xB: 4.35V 0xC: 4.40V 0xD: 4.45V 0xE: 4.50V 0xF: 4.55V

ThmCfg0 (0x48)

BIT	7	6	5	4	3	2	1	0
Field	ChgCoolCC1IFChg[2:0]			ChgCoolBatReg[1:0]		ChgCoolCC2IFChg[2:0]		
Reset	0x4			0x2		0x4		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgCoolCC1IFChg	7:5	Charger Cool Zone CC1 Fast Charge Current Reduction	0x0: 0.2 x I _{CC1FChg} 0x1: 0.3 x I _{CC1FChg} 0x2: 0.4 x I _{CC1FChg} 0x3: 0.5 x I _{CC1FChg} 0x4: 0.6 x I _{CC1FChg} 0x5: 0.7 x I _{CC1FChg} 0x6: 0.8 x I _{CC1FChg} 0x7: 1.0 x I _{CC1FChg}
ChgCoolBatReg	4:3	Charger Cool Zone Battery Regulation Voltage Reduction	0x0: V _{BatReg} - 150mV 0x1: V _{BatReg} - 100mV 0x2: V _{BatReg} - 50mV 0x3: V _{BatReg}
ChgCoolCC2IFChg	2:0	Charger Cool Zone CC2 Fast Charge Current Reduction	0x0: 0.2 x I _{CC2FChg} 0x1: 0.3 x I _{CC2FChg} 0x2: 0.4 x I _{CC2FChg} 0x3: 0.5 x I _{CC2FChg} 0x4: 0.6 x I _{CC2FChg} 0x5: 0.7 x I _{CC2FChg} 0x6: 0.8 x I _{CC2FChg} 0x7: 1.0 x I _{CC2FChg}

ThmCfg1 (0x49)

BIT	7	6	5	4	3	2	1	0
Field	ChgRoomCC1IFChg[2:0]			ChgRoomBatReg[1:0]		ChgRoomCC2IFChg[2:0]		
Reset	0x7			0x3		0x7		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgRoomCC1IFChg	7:5	Charger Room Zone CC1 Fast Charge Current Reduction	0x0: 0.2 x I _{CC1FChg} 0x1: 0.3 x I _{CC1FChg} 0x2: 0.4 x I _{CC1FChg} 0x3: 0.5 x I _{CC1FChg} 0x4: 0.6 x I _{CC1FChg} 0x5: 0.7 x I _{CC1FChg} 0x6: 0.8 x I _{CC1FChg} 0x7: 1.0 x I _{CC1FChg}
ChgRoomBatReg	4:3	Charger Room Zone Battery Regulation Voltage Reduction	0x0: V _{BatReg} - 150mV 0x1: V _{BatReg} - 100mV 0x2: V _{BatReg} - 50mV 0x3: V _{BatReg}

BITFIELD	BITS	DESCRIPTION	DECODE
ChgRoomCC2IFChg	2:0	Charger Room Zone CC2 Fast Charge Current Reduction	0x0: 0.2 x I _{CC2IFChg} 0x1: 0.3 x I _{CC2IFChg} 0x2: 0.4 x I _{CC2IFChg} 0x3: 0.5 x I _{CC2IFChg} 0x4: 0.6 x I _{CC2IFChg} 0x5: 0.7 x I _{CC2IFChg} 0x6: 0.8 x I _{CC2IFChg} 0x7: 1.0 x I _{CC2IFChg}

ThmCfg2 (0x4A)

BIT	7	6	5	4	3	2	1	0
Field	ChgWarmCC1IFChg[2:0]			ChgWarmBatReg[1:0]		ChgWarmCC2IFChg[2:0]		
Reset	0x3			0x1		0x3		
Access Type	Write, Read			Write, Read		Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgWarmCC1IFChg	7:5	Charger Warm Zone CC1 Fast Charge Current Reduction	0x0: 0.2 x I _{CC1IFChg} 0x1: 0.3 x I _{CC1IFChg} 0x2: 0.4 x I _{CC1IFChg} 0x3: 0.5 x I _{CC1IFChg} 0x4: 0.6 x I _{CC1IFChg} 0x5: 0.7 x I _{CC1IFChg} 0x6: 0.8 x I _{CC1IFChg} 0x7: 1.0 x I _{CC1IFChg}
ChgWarmBatReg	4:3	Charger Warm Zone Battery Regulation Voltage Reduction	0x0: V _{BatReg} - 150mV 0x1: V _{BatReg} - 100mV 0x2: V _{BatReg} - 50mV 0x3: V _{BatReg}
ChgWarmCC2IFChg	2:0	Charger Warm Zone CC2 Fast Charge Current Reduction	0x0: 0.2 x I _{CC2IFChg} 0x1: 0.3 x I _{CC2IFChg} 0x2: 0.4 x I _{CC2IFChg} 0x3: 0.5 x I _{CC2IFChg} 0x4: 0.6 x I _{CC2IFChg} 0x5: 0.7 x I _{CC2IFChg} 0x6: 0.8 x I _{CC2IFChg} 0x7: 1.0 x I _{CC2IFChg}

ThmCfg3 (0x4B)

BIT	7	6	5	4	3	2	1	0
Field	-	-	ChgT1ThrDef[2:0]			ChgT1ThrCC1[2:0]		
Reset	-	-	0x4			0x4		
Access Type	-	-	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT1ThrDef	5:3	JEITA T1 Cold Default Temperature Threshold. V_{THM} rising threshold between cold and cool zone. Applies for BatReg and CC2 JEITA reduction settings.	0x0: -20°C 0x1: -15°C 0x2: -10°C 0x3: -5°C 0x4: 0°C 0x5: 5°C 0x6: 10°C 0x7: 15°C
ChgT1ThrCC1	2:0	JEITA T1 CC1 Cold Temperature Threshold. V_{THM} rising threshold between cold and cool zone. Applies for CC1 JEITA reduction settings.	0x0: -20°C 0x1: -15°C 0x2: -10°C 0x3: -5°C 0x4: 0°C 0x5: 5°C 0x6: 10°C 0x7: 15°C

ThmCfg4 (0x4C)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ChgT2ThrDef[2:0]			ChgT2ThrCC1[2:0]		
Reset	–	–	0x5			0x5		
Access Type	–	–	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT2ThrDef	5:3	JEITA T2 Cool Default Temperature Threshold. V_{THM} rising threshold between cool and room zone. Applies for BatReg and CC2 JEITA reduction settings.	0x0: -10°C 0x1: -5°C 0x2: 0°C 0x3: 5°C 0x4: 10°C 0x5: 15°C 0x6: 20°C 0x7: 25°C
ChgT2ThrCC1	2:0	JEITA T2 CC1 Cool Temperature Threshold. V_{THM} rising threshold between cool and room zone. Applies for CC1 JEITA reduction settings.	0x0: -10°C 0x1: -5°C 0x2: 0°C 0x3: 5°C 0x4: 10°C 0x5: 15°C 0x6: 20°C 0x7: 25°C

ThmCfg5 (0x4D)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ChgT3ThrDef[2:0]			ChgT3ThrCC1[2:0]		
Reset	–	–	0x2			0x2		
Access Type	–	–	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT3ThrDef	5:3	JEITA T3 Warm Default Temperature Threshold. V_{THM} falling threshold between warm and room zone. Applies for BatReg and CC2 JEITA reduction settings.	0x0: 20°C 0x1: 25°C 0x2: 30°C 0x3: 35°C 0x4: 40°C 0x5: 45°C 0x6: 50°C 0x7: 55°C
ChgT3ThrCC1	2:0	JEITA T3 CC1 Warm Temperature Threshold. V_{THM} falling threshold between warm and room zone. Applies for CC1 JEITA reduction settings.	0x0: 20°C 0x1: 25°C 0x2: 30°C 0x3: 35°C 0x4: 40°C 0x5: 45°C 0x6: 50°C 0x7: 55°C

ThmCfg6 (0x4E)

BIT	7	6	5	4	3	2	1	0
Field	–	–	ChgT4ThrDef[2:0]			ChgT4ThrCC1[2:0]		
Reset	–	–	0x2			0x2		
Access Type	–	–	Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
ChgT4ThrDef	5:3	JEITA T4 Hot Default Temperature Threshold. V_{THM} falling threshold between hot and warm zone. Applies for BatReg and CC2 JEITA reduction settings.	0x0: 35°C 0x1: 40°C 0x2: 45°C 0x3: 50°C 0x4: 55°C 0x5: 60°C 0x6: 65°C 0x7: 70°C
ChgT4ThrCC1	2:0	JEITA T4 CC1 Hot Temperature Threshold. V_{THM} falling threshold between hot and warm zone. Applies for CC1 JEITA reduction settings.	0x0: 35°C 0x1: 40°C 0x2: 45°C 0x3: 50°C 0x4: 55°C 0x5: 60°C 0x6: 65°C 0x7: 70°C

ThmCfg7 (0x4F)

BIT	7	6	5	4	3	2	1	0
Field	jta_eoc_sel[1:0]		–	–	THMPUSel	ThmEn[2:0]		
Reset	0x0		–	–	0x0	0x0		
Access Type	Write, Read		–	–	Write, Read	Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
jta_eoc_sel	7:6	JEITA Measurement Period. Valid only when PLC is not present and ThmEn > 0x3. New setting of this bit can be effective only after ThmEn is set to 0 and then set to > 0x03 values.	0x0: Every 1s 0x1: Every 2s 0x2: Every 4s 0x3: Every 8s
THMPUSel	3	THM Internal Pull-Up Resistance	0x0: 10kΩ 0x1: 100kΩ
ThmEn	2:0	Charger Thermistor Monitoring Control. JEITA temperature is measured from the THM pin.	0x0: Thermistor monitoring disabled. 0x1: Thermistor monitoring enabled when PLC is present. Battery is charged in the cool and room temperature zones due to JEITA. 0x2: Thermistor monitoring enabled when PLC is present. Battery is charged in the room and warm temperature zones due to JEITA. 0x3: Thermistor monitoring enabled when PLC is present. Battery is charged in the cool, room and warm temperature zones due to JEITA. 0x4: Thermistor monitoring permanently enabled, but charger not affected by JEITA. 0x5: Thermistor monitoring permanently enabled. Battery is charged only in the cool and room temperature zones due to JEITA. 0x6: Thermistor monitoring permanently enabled. Battery is charged only in the room and warm temperature zones due to JEITA. 0x7: Thermistor monitoring permanently enabled. Battery is charged only in the cool, room and warm temperature zones due to JEITA.

ChgCtr1 (0x50)

BIT	7	6	5	4	3	2	1	0
Field	i2c_crf_ena	chg_cc_trk	ChgStsFCMrg	vlt_dne_ena	–	lng_xfer_opt	–	–
Reset	0x1	0x1	0x0	0x0	–	0x0	–	–
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	–	Write, Read	–	–

BITFIELD	BITS	DESCRIPTION	DECODE
i2c_crf_ena	7	Battery Recharge Threshold Comparator Enable	0x0: Battery recharge monitor disabled. 0x1: Battery recharge monitor enabled.
chg_cc_trk	6	CC Track Enable. Charger uses CV mode if CC track is disabled. Recommend to keep this bit to 1 to enable CC track.	0x0: Disable 0x1: Enable
ChgStsFCMrg	5	Combine CC Track/CV Mode with CC2 Reported in ChgStat	0x0: All internal states are reported. 0x1: CC track and CV mode are merged in CC2.
vlt_dne_ena	4	Skip Mantain Charge status in case of JEITA voltage regulation.	0x0: Enable charging in Mantain Charge under JEITA battery voltage reduction condition. 0x1: Disable charging in Mantain Charge under JEITA battery voltage reduction condition. Skip charger Mantain Charge status.
lng_xfer_opt	2	Bit to Enable Charger's Freeze During Long PLC xfer	0x0: Charger freeze only in short transfer: PING and PLC commands.

BITFIELD	BITS	DESCRIPTION	DECODE
			0x1: Charger freeze in all PLC transfers: PING, PLC command and bulk data transfer.

ChgCtr2 (0x51)

BIT	7	6	5	4	3	2	1	0
Field	BattUvloEna	BattPullDown	FrcPChg	–	–	–	vlt_ctr_plc[1:0]	
Reset	0x0	0x0	0x0	–	–	–	0x0	
Access Type	Write, Read	Write, Read	Write, Read	–	–	–	Read Only	

BITFIELD	BITS	DESCRIPTION	DECODE
BattUvloEna	7		
BattPullDown	6	Battery voltage pull down by internal pull down resistor.	0: Pull-down resistor disabled 1: Pull-down resistor enabled
FrcPChg	5	Charger forced pre-charge mode. Valid only if ChgEn = 1.	0: Charger operating normally 1: Charge current is forced to pre-charge current
vlt_ctr_plc	1:0	PLC voltage up/down request from slave to master	0x1: Decrease 0x2: Increase Others: Hold

GPIO1 (0x58)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	GPIOCompEna1	GPIOPLCCtr1	GPIOEnRes1	GPIOEnPup1	GIODout_1
Reset	–	–	–	0x1	0x1	0x0	0x0	0x0
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
GPIOCompEna1	4	GPIO Comparator Enable	0x0: Disable 0x1: Enable
GPIOPLCCtr1	3	GPIO I ² C or PLC Control	0x0: I ² C control 0x1: PLC control
GPIOEnRes1	2	GPIO Input or Output Configuration	0x0: Output 0x1: Input
GPIOEnPup1	1	GPIO input pullup or pulldown resistor. Active if GPIOEnRes =1.	0x0: Pull down 0x1: Pull up
GIODout_1	0	GPIO Open-Drain Output. Needs external pull-up.	0x0: High 0x1: Low

GPIO2 (0x59)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	GPIOCompEna2	GPIOPLCCtr2	GPIOEnRes2	GPIOEnPup2	GIODout_2
Reset	–	–	–	0x1	0x1	0x0	0x0	0x0
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
GPIOCompEna2	4	GPIO Comparator Enable	0x0: Disable 0x1: Enable
GPIOPLCCtr2	3	GPIO I ² C or PLC control	0x0: I ² C control 0x1: PLC control
GPIOEnRes2	2	GPIO Input or Output Configuration	0x0: Output 0x1: Input
GPIOEnPup2	1	GPIO Input Pullup or Pulldown Resistor. Active if GPIOEnRes =1.	0x0: Pull down 0x1: Pull up
GIODout_2	0	GPIO Open-Drain Output. Needs external pull-up.	0x0: High 0x1: Low

GPIO3 (0x5A)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	GPIOCompEna3	GPIOPLCCtr3	GPIOEnRes3	GPIOEnPup3	GIODout_3
Reset	–	–	–	0x1	0x1	0x0	0x0	0x0
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
GPIOCompEna3	4	GPIO Comparator Enable	0x0: Disable 0x1: Enable
GPIOPLCCtr3	3	GPIO I ² C or PLC Control	0x0: I ² C control 0x1: PLC control
GPIOEnRes3	2	GPIO Input or Output Configuration	0x0: Output 0x1: Input
GPIOEnPup3	1	GPIO Input Pullup or Pulldown Resistor. Active if GPIOEnRes =1.	0x0: Pull down 0x1: Pull up
GIODout_3	0	GPIO Open-Drain Output. Needs external pullup.	0x0: High 0x1: Low

GPIO4 (0x5B)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	GPIOCompEna4	GPIOPLCCtr4	GPIOEnRes4	GPIOEnPup4	GIODout_4

Reset	–	–	–	0x1	0x1	0x0	0x0	0x0
Access Type	–	–	–	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
GPIOCompEna4	4	GPIO Comparator Enable	0x0: Disable 0x1: Enable
GPIOPLCCtr4	3	GPIO I ² C or PLC Control	0x0: I ² C control 0x1: PLC control
GPIOEnRes4	2	GPIO Input or Output Configuration	0x0: Output 0x1: Input
GPIOEnPup4	1	GPIO Input Pullup or Pulldown Resistor. Active if GPIOEnRes = 1.	0x0: Pull down 0x1: Pull up
GPIOOut_4	0	GPIO Open Drain Output. Needs external pullup.	0x0: High 0x1: Low

GPIO_rdb1 (0x5C)

BIT	7	6	5	4	3	2	1	0
Field	GPIOAInp_4	GPIOAInp_3	GPIOAInp_2	GPIOAInp_1	–	–	–	GPIOCmosEn
Reset	0x0	0x0	0x0	0x0	–	–	–	0x0
Access Type	Read Only	Read Only	Read Only	Read Only	–	–	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
GPIOAInp_4	7	GPIO Input Status. Valid only when GPIOCompEna = 1.	0x0: Low 0x1: High
GPIOAInp_3	6	GPIO Input Status. Valid only when GPIOCompEna = 1.	0x0: Low 0x1: High
GPIOAInp_2	5	GPIO Input Status. Valid only when GPIOCompEna = 1.	0x0: Low 0x1: High
GPIOAInp_1	4	GPIO Input Status. Valid only when GPIOCompEna = 1.	0x0: Low 0x1: High
GPIOCmosEn	0	GPIO Input Logic Threshold	0x0: 1.8V VDIG 0x1: V _{CCINT}

GPIO_rdb2 (0x5D)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	master_GPIO4	master_GPIO3	master_GPIO2	master_GPIO1
Reset	–	–	–	–	0x0	0x0	0x0	0x0

Access Type	–	–	–	–	Read Only	Read Only	Read Only	Read Only
--------------------	---	---	---	---	-----------	-----------	-----------	-----------

BITFIELD	BITS	DESCRIPTION	DECODE
master_GPIO4	3	Master GPIO4 Status	0x0: Low 0x1: High
master_GPIO3	2	Master GPIO3 Status	0x0: Low 0x1: High
master_GPIO2	1	Master GPIO2 Status	0x0: Low 0x1: High
master_GPIO1	0	Master GPIO1 Status	0x0: Low 0x1: High

SOC byte 1 (0x60)

BIT	7	6	5	4	3	2	1	0
Field	AVGVCELL_byte_1[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
AVGVCELL_byte_1	7:0	Average cell voltage byte1 readback from fuel gauge. The moving average of last 45 seconds.	Concatenate byte1 and byte0: LSB is 78.125µV. The full-scale is 5.12V.

SOC byte 0 (0x61)

BIT	7	6	5	4	3	2	1	0
Field	AVGVCELL_byte_0[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
AVGVCELL_byte_0	7:0	Average cell voltage byte0 readback from fuel gauge. The moving average of last 45 seconds.	Concatenate byte1 and byte0: LSB is 78.125µV. The full-scale is 5.12V.

VCELL byte 1 (0x62)

BIT	7	6	5	4	3	2	1	0
Field	VCELL_byte_1[7:0]							

Reset	0x0
Access Type	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
VCELL_byte_1	7:0	Cell voltage byte1 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 78.125 μ V. The full-scale is 5.12V.

VCELL byte 0 (0x63)

BIT	7	6	5	4	3	2	1	0
Field	VCELL_byte_0[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
VCELL_byte_0	7:0	Cell voltage byte0 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 78.125 μ V. The full-scale is 5.12V.

TTE byte 1 (0x64)

BIT	7	6	5	4	3	2	1	0
Field	TTE_byte_1[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
TTE_byte_1	7:0	Time to empty byte readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 5.625s. The full-scale is 102.4 hours.

TTE byte 0 (0x65)

BIT	7	6	5	4	3	2	1	0
Field	TTE_byte_0[7:0]							
Reset	0x0							

Access Type	Read Only
--------------------	-----------

BITFIELD	BITS	DESCRIPTION	DECODE
TTE_byte_0	7:0	Time to empty byte0 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 5.625s. The full-scale is 102.4 hours.

AVGVCELL byte 1 (0x66)

BIT	7	6	5	4	3	2	1	0
Field	SOC_byte_1[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
SOC_byte_1	7:0	SOC byte1 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 0.00390625% of full charge. The full-scale is 256%.

AVGVCELL byte 0 (0x67)

BIT	7	6	5	4	3	2	1	0
Field	SOC_byte_0[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
SOC_byte_0	7:0	SOC byte0 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 0.00390625% of full charge. The full-scale is 256%.

TTF byte 1 (0x68)

BIT	7	6	5	4	3	2	1	0
Field	TTF_byte_1[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
TTF_byte_1	7:0	Time to full byte1 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 5.625s. The full-scale is 102.4 hours.

TTF_byte_0 (0x69)

BIT	7	6	5	4	3	2	1	0
Field	TTF_byte_0[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
TTF_byte_0	7:0	Time to full byte0 readback from fuel gauge.	Concatenate byte1 and byte0: LSB is 5.625s. The full-scale is 102.4 hours.

READY_REG (0x6A)

BIT	7	6	5	4	3	2	1	0
Field	dop_rdy_sig	–	dop_i2c_ena	ttf_reg_rdy	soc_reg_rdy	tte_reg_rdy	vcell_reg_rdy	avgvcell_reg_rdy
Reset	0x0	–	0b1	0b0	0x0	0x0	0x0	0x0
Access Type	Read Only	–	Write, Read	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
dop_rdy_sig	7	DOP Port Ready	0x0: Not ready 0x1: Ready
dop_i2c_ena	5	Enable the DOP PORT Sniffer	0x0: Disable 0x1: Enable
ttf_reg_rdy	4	TTF byte value is reliable.	0x0: Not reliable 0x1: Reliable
soc_reg_rdy	3	SOC byte value is reliable.	0x0: Not reliable 0x1: Reliable
tte_reg_rdy	2	TTE byte value is reliable.	0x0: Not reliable 0x1: Reliable
vcell_reg_rdy	1	VCELL byte value is reliable.	0x0: Not reliable 0x1: Reliable
avgvcell_reg_rdy	0	AVGVCELL byte value is reliable.	0x0: Not reliable 0x1: Reliable

ADC_CTRL1 (0x70)

BIT	7	6	5	4	3	2	1	0
Field	–	AdcGndTrh[3:0]				ResDetRty[2:0]		
Reset	–	0x4				0x1		
Access Type	–	Write, Read				Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
AdcGndTrh	6:3	ADC Ground Threshold	LSB = 5.882mV
ResDetRty	2:0	<p>Number of Resistive Measurement Retries. The device retries the measurement if one of the following conditions is true:</p> <ol style="list-style-type: none"> (maximum ADC reading = 0xFF) AND (pullup current = 1µA) AND (average ADC reading < (0xFF - ADCNoiseClampRng[5:0])) (maximum ADC reading = 0xFF) AND (pullup current ≠ 1µA) <p>If the condition is still true after this number of retries, the Abort result is reported.</p>	<p>0x0: No retry. >0x0: Number of retry attempts.</p>

ADC_CTRL2 (0x71)

BIT	7	6	5	4	3	2	1	0
Field	–	–	AdcRng[5:0]					
Reset	–	–	0x9					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
AdcRng	5:0	ADC Shift Factor. It applies to resistive measurements used in Moisture Detection. This register must NOT be set lower than the default value.	LSB = 5.882mV

ADC_CTRL3 (0x72)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	AdcAvgNum[2:0]		
Reset	–	–	–	–	–	0x0		

Access Type	–	–	–	–	–	Write, Read
--------------------	---	---	---	---	---	-------------

BITFIELD	BITS	DESCRIPTION	DECODE
AdcAvgNum	2:0	Number of Samples in ADC Reading Averaging. It applies to any resistive measurements used in moisture detection and accessory mode detection.	0x0: 1 sample 0x1: 2 samples 0x2: 4 samples 0x3: 8 samples 0x4: 16 samples 0x5: 32 samples 0x6: 64 samples 0x7: 128 samples

ADC CTRL4 (0x73)

BIT	7	6	5	4	3	2	1	0
Field	–	–	AdcNoiseCtr[5:0]					
Reset	–	–	0x0					
Access Type	–	–	Write, Read					

BITFIELD	BITS	DESCRIPTION	DECODE
AdcNoiseCtr	5:0	ADC Result Margin to Account for External Noise and Avoid Result Clamping Close to Full-Scale. This register must NOT be changed from the default value.	LSB = 5.882mV

MOI DET REG1 (0x74)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	RaccDetMlp[1:0]	
Reset	–	–	–	–	–	–	0x0	
Access Type	–	–	–	–	–	–	Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RaccDetMlp	1:0	Target current used to specify moisture resistance threshold.	0x0: 1µA 0x1: 4µA 0x2: 16µA 0x3: 64µA

MOI DET REG2 (0x75)

BIT	7	6	5	4	3	2	1	0
------------	----------	----------	----------	----------	----------	----------	----------	----------

Field	RaccDetMThr[7:0]
Reset	0x77
Access Type	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RaccDetMThr	7:0	Moisture Detection Voltage Threshold	LSB = 5.882mV

MOI DET REG3 (0x76)

BIT	7	6	5	4	3	2	1	0
Field	–	moi_det_aut	–	moi_man_pl	–	moi_man_rty	–	moi_aut_rty
Reset	–	0x1	–	0b0	–	0b0	–	0x1
Access Type	–	Write, Read	–	Write, Read	–	Write, Read	–	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
moi_det_aut	6	Enable automatic moisture detection on PLC, performed with 16s rate starting 16s after device turn on.	0x0: Disabled 0x1: Enabled
moi_man_pl	4	Manual moisture request on PLC. Write 1 to launch manual moisture detection. Autoclearing when done.	0x0: No moisture in progress. 0x1: Moisture in progress.
moi_man_rty	2	Manual retry for master detection in case of moisture found. Only valid when moisture is previously found. Write 1 to launch moisture retry. This allows the master detection to run moisture detection again. Autoclearing when retry is done.	0x0: No retry request. 0x1: Retry request running.
moi_aut_rty	0	Enable the automatic re-arm of moisture detection for PLC detection if moisture is found. System re-arm moisture automatically when moisture disappears.	0x0: Disable 0x1: Enabled

IP (0x77)

BIT	7	6	5	4	3	2	1	0
Field	–	–	–	–	–	–	IP_RES_DET[1:0]	
Reset	–	–	–	–	–	–	0x0	
Access Type	–	–	–	–	–	–	Read Only	

BITFIELD	BITS	DESCRIPTION	DECODE
IP_RES_DET	1:0	Final current used when moisture measurement is complete. It is set to 0x0 if the result is Abort or Open. It is set to 0x3 if the result is Short.	0x0: 1μA 0x1: 4μA 0x2: 16μA 0x3: 64μA

ADC_VAL1 (0x78)

BIT	7	6	5	4	3	2	1	0
Field	ADCAvg[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
ADCAvg	7:0	Final Average ADC Reading. It is set to 0x00 if the result is Abort or Ground, and to 0xFF if the result is Open.	LSB = 5.882mV = 0.392% typ

ADC_VAL2 (0x79)

BIT	7	6	5	4	3	2	1	0
Field	ADCMax[7:0]							
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
ADCMax	7:0	Final Maximum ADC Reading. It is set to 0x00 if the result is Abort or Ground, and to 0xFF if the result is Open.	LSB = 5.882mV = 0.392% typ

ADC_VAL3 (0x7A)

BIT	7	6	5	4	3	2	1	0
Field	ADCMin[7:0]							
Reset	0x0							

Access Type	Read Only
--------------------	-----------

BITFIELD	BITS	DESCRIPTION	DECODE
ADCMin	7:0	Final Minimum ADC Reading. It is set to 0x00 if the result is Abort or Ground, and to 0xFF if the result is Open.	LSB = 5.882mV = 0.392% typ

Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX20357AEWX+	-40°C to 85°C	36-WLP
MAX20357AEWX+T	-40°C to 85°C	36-WLP

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/24	Release for Market Intro	—
1	5/26	Added <i>Package information</i> section, updated <i>Charger IDLE State, PLC Operation Modes, Watchdog, and I²C Slave Address</i> sections	2, 35, 45, 52, 61

