

MAX16137

1% Accuracy Single-Window Voltage Monitor with BIST

General Description

The MAX16137 is a low-voltage, $\pm 1\%$ accurate supervisory circuit that monitors a single system supply voltage for undervoltage and overvoltage faults within a factory-set threshold window. When the monitored supply voltage drops below the undervoltage threshold or goes above the overvoltage threshold, the reset output asserts low. The reset output deasserts after the reset timeout period when the supply voltage returns to within the undervoltage and overvoltage threshold window. The reset output is active-low available in either the push-pull or open-drain options.

The MAX16137 offers factory-trimmed nominal input voltage options from 0.5V to 5V in approximately 20mV increment. A variety of factory-trimmed undervoltage/overvoltage thresholds from $\pm 4\%$ to $\pm 11\%$ are available to accommodate different supply voltages and tolerances.

The MAX16137 features a unique Built-In-Self-Test (BIST) diagnostic capability that monitors the health of the internal reset circuit during power-up. If the built-in-self-test fails, the MAX16137 asserts $\overline{\text{BIST}}$ low. During normal operation, the MAX16137 performs an on-demand BIST when the $\overline{\text{CLR/BIST}}$ is pulled low for more than 150 μs . See the Built-In-Self-Test section for more details.

The MAX16137 is available in a small, 2mm x 2mm, 8-pin TDFN side-wettable package and operates over the automotive temperature range of -40°C to $+125^{\circ}\text{C}$.

Applications

- Advanced Driver-Assistance Systems (ADAS)
- Multivoltage Application-Specific Integrated Circuits (ASIC)
- Servers
- Storage Equipment

Benefits and Features

- $\pm 1\%$ Allow Precision Supply Monitoring
- BIST Enhances System Safety
- Enables ASIL Compliance at System Level
- Factory-Set Threshold 0.5V to 5V with 20mV Increment
- Factory-Set Input Tolerance $\pm 4\%$ to $\pm 11\%$ UV/OV Threshold Window
- Factory-Set Reset Timeout
- Latched Overvoltage Fault Output
- 5 μs Overvoltage Fault Response
- Open-Drain/Push-Pull Reset Output
- 2mm x 2mm TDFN-8 Side-Wettable Package
- -40°C to $+125^{\circ}\text{C}$ Temperature Range
- AEC-Q100 Qualified

Typical Application Circuit




TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Typical Application Circuit	2
Absolute Maximum Ratings	6
Package Information	6
TDFN-8	6
Electrical Characteristics	6
Typical Operating Characteristics	9
Pin Configuration	10
8 TDFN	10
Pin Description	10
Functional Diagrams	11
Internal Block Diagram	11
Detailed Description	12
Nominal Input Threshold Range	12
Undervoltage/Overvoltage Thresholds	12
Undervoltage/Overvoltage Threshold Hysteresis	12
Overvoltage Fault Output	12
Built-In-Self-Test (BIST)	13
On-Demand BIST	14
Reset Timeout Period	16
Applications Information	18
Setting Input Thresholds and Hysteresis	18
Power-Supply Bypassing/Noise Immunity	19
Selector Guide Table	19
Typical Application Circuits	20
Typical Application Circuit	20
Ordering Information	20
Revision History	21

LIST OF FIGURES

Figure 1. Undervoltage/Overvoltage Threshold Tolerance and Accuracy.	12
Figure 2. Clear Input Timing Diagram	13
Figure 3. MAX16137 BIST Timing Relationship	14
Figure 4. MAX16137 On-Demand BIST Timing with NR = LOW	15
Figure 5. MAX16137 On-Demand BIST Timing with NR = HIGH	16
Figure 6. Reset Output Timing Diagram	17
Figure 7. Undervoltage/Overvoltage Threshold Accuracy.	18
Figure 8. Undervoltage/Overvoltage Threshold Hysteresis.	19

LIST OF TABLES

Table 1. Reset Timeout Options 16
Table 2. Selector Guide Table..... 19

Absolute Maximum Ratings

V_{DD} to GND.....	-0.3V to +6V	Junction Temperature	+150°C
IN, RST(Open-Drain Output), CLR/BIST, OV, BIST, NR to GND.....	-0.3V to +6V	Soldering Temperature (Reflow).....	+260°C
RST(Push-Pull Output) to GND.....	-0.3V to ($V_{DD}+0.3V$)V	Storage Temperature Range	-65°C to +150°C
Input/Output Continuous Current, RST, CLR/BIST, OV, BIST, NR	±20mA	Lead Temperature ((Soldering, 10s)).....	+300°C
Operating Temperature Range	-40°C to +125°C	Continuous Power Dissipation ($T_A = +70^\circ\text{C}$, TDFN-8, derate 6.2mW/°C above +70°C)	496mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

TDFN-8

Package Code	T822CY+2C
Outline Number	21-100341
Land Pattern Number	90-100117
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ_{JA})	162
Junction to Case (θ_{JC})	20

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{DD} = 1.71\text{V}$ to 5.5V , $T_A = T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise noted. Typical values are at $T_A = +25^\circ\text{C}$ under normal conditions, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLY						
Operating Voltage Range	V_{DD}	Comparators functional	1.71		5.5	V
Minimum Supply Voltage		$\overline{\text{RST}}$ is guaranteed to be at a known logic	1.1			V
Supply Current	I_{DD}	$\overline{\text{RST}}$, $\overline{\text{OV}}$, $\overline{\text{BIST}}$ not asserted		12	23	μA
Undervoltage Lockout Threshold	V_{UVLO}	V_{DD} rising	1.30	1.50	1.68	V
UVLO Hysteresis	V_{UVLO_HYS}	V_{DD} falling		47		mV
INPUT VOLTAGE(IN)						
Nominal Input Voltage Programming Range	V_{IN_NOM}		0.5		5	V
Nominal Input Voltage Programming Step				20		mV
Undervoltage/Overvoltage Window Threshold Programming Range	TOL	Reset occurs when V_{IN_NOM} falls outside of $V_{IN_NOM} \times (1 \pm \text{TOL})$	±4		±11	%

Electrical Characteristics (continued)

($V_{DD} = 1.71V$ to $5.5V$. $T_A = T_J = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$ under normal conditions, unless otherwise noted.)










PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Window Threshold Programming Resolution	TOL _{RES}			1		%
INPUT THRESHOLD ACCURACY						
Undervoltage Threshold Accuracy	V_{UVTH_A}	All V_{IN_TH} setting, V_{IN_NOM} falling, $V_{UVTH} = V_{IN_NOM} \times (\bar{1} - TOL\%)$	-1		1	%
Overvoltage Threshold Accuracy	V_{OVTH_A}	All V_{IN_TH} setting, V_{IN_NOM} rising, $V_{OVTH} = V_{IN_NOM} \times (\bar{1} + TOL\%)$	-1		1	%
Undervoltage/Overvoltage Threshold Hysteresis	V_{HYS}	Option A		0.25		%V _{TH}
		Option B		0.5		
Input Current	I_{IN}	$V_{IN} = V_{IN_NOM}$		1.3	5	μA
Overvoltage Fault-to- \overline{OV} Assert Delay	$t_{OV\ DLY}$	($V_{OVTH} - 1\%$) to ($V_{OVTH} + 1\%$)		5		μs
CLEAR/BUILT-IN-SELF-TEST INPUT ($\overline{CLR/BIST}$)						
$\overline{CLR/BIST}$ Input Glitch Immunity			50			ns
$\overline{CLR/BIST}$ Input Pulse Width to Clear OV Latch	t_{CLR}	From falling edge of $\overline{CLR/BIST}$ to \overline{OV} rising edge	0.4			μs
$\overline{CLR/BIST}$ Pulse Width to Initiate BIST	t_{BIST}	From falling edge of $\overline{CLR/BIST}$ to start of BIST (Note2)	150			μs
$\overline{CLR/BIST}$ Internal Pull Up Resistance				50		k Ω
On-Demand $\overline{CLR/BIST}$ to \overline{BIST} Assert Delay		From the falling edge of the $\overline{CLR/BIST}$ to \overline{BIST} asserting			380	μs
RESET OUTPUT (\overline{RST})						
Reset Timeout Period Accuracy	t_{RP}	From time V_{IN} enters overvoltage/undervoltage threshold-window to time \overline{RST} goes high, $V_{DD} = 3.3V$	-20		+20	%
IN-to- \overline{RST} Propagation Delay	t_{DOV}	($V_{OVTH} - 1\%$) to $V_{OVTH} + 1\%$)		5		μs
	t_{DUV}	($V_{UVTH} + 1\%$) to ($V_{UVTH} - 1\%$)		12		
\overline{RST} Leakage Current		$V_{\overline{RST}} = V_{\overline{OV}} = 5.5V$		0.01	1	μA
INPUT VOLTAGE ($\overline{CLR/BIST}$, NR)						
$\overline{CLR/BIST}$, NR Input Voltage Low	V_{IL}				$0.3 \times V_{DD}$	V
$\overline{CLR/BIST}$, NR Input Voltage High	V_{IH}		$0.7 \times V_{DD}$			V
$\overline{CLR/BIST}$, NR Leakage Current		$V_{\overline{CLR/BIST}} = V_{DD}$, $V_{NR} = V_{DD}$	-0.1		+0.1	μA
OUTPUT VOLTAGE (\overline{RST}, \overline{OV}, \overline{BIST})						
Output Voltage Low	V_{OL}	\overline{RST} , \overline{OV} , \overline{BIST} , $V_{DD} = 5V$, $I_{SINK} = 3mA$		0.1	0.3	V
		\overline{RST} , \overline{OV} , \overline{BIST} , $V_{DD} = 1.71V$, $I_{SINK} = 8\mu A$		0.1	0.3	
		\overline{RST} , $V_{DD} = 1.1V$, $I_{SINK} = 8\mu A$		0.1	0.3	

Note 1: Outputs are guaranteed to be in correct state down to $V_{DD} = 1.1V$.

Note 2: Minimum pulse required to clear \overline{OV} latched state. No overvoltage fault present and $\overline{RST} = \text{high}$.


Typical Operating Characteristics

($V_{DD} = 1.71V$ to $5.5V$, $T_A = -40^{\circ}C$ to $125^{\circ}C$, Typical values are at $V_{DD} = 3.3V$, unless otherwise specified.)




Typical Operating Characteristics (continued)

(V_{DD} = 1.71V to 5.5V, T_A = -40°C to 125°C, Typical values are at V_{DD} = 3.3V, unless otherwise specified.)



Pin Configuration

8 TDFN



Pin Description


PIN	NAME	FUNCTION
1	VDD	Supply Input. Bypass V_{DD} to ground with a 0.1µF capacitor.
2	IN	Monitoring Input IN is a factory-set threshold monitoring input. When V_{IN} falls outside the factory selected undervoltage/overvoltage threshold window, RST asserts and stays asserted for a selected reset timeout period after V_{IN} falls within the undervoltage/overvoltage threshold window. When V_{IN} exceeds the overvoltage threshold, OV asserts and indicates an overvoltage fault.
3	NR	No Reset BIST Logic Input. Setting NR to a logic low and driving CLR/BIST low for more than 150µs initiates BIST and asserts the reset output and BIST if BIST fails. Setting NR to a logic high and driving CLR/BIST low for more than 150µs initiates BIST and asserts BIST only if BIST fails.
4	GND	Ground.
5	CLR/BIST	Overvoltage Clear/Built-In-Self-Test Input. CLR/BIST is a multiplexed function input. A falling edge on CLR/BIST clears OV latch. Driving CLR/BIST for more than 150µs initiates BIST.

Pin Description (continued)

PIN	NAME	FUNCTION
6	$\overline{\text{BIST}}$	Active-Low, Open-Drain Output. $\overline{\text{BIST}}$ asserts low if BIST fails. Pull $\overline{\text{BIST}}$ to VDD with a pullup resistor.
7	$\overline{\text{RST}}$	Open-Drain Reset Output. $\overline{\text{RST}}$ asserts low when V_{IN} falls outside of the undervoltage/overvoltage threshold window. The reset output deasserts after the reset timeout period when V_{IN} enters the undervoltage/overvoltage threshold window.
8	$\overline{\text{OV}}$	Open-Drain, Active-Low Overvoltage Latched Fault Output. $\overline{\text{OV}}$ latches low when the voltage at IN exceeds the overvoltage threshold setting. $\overline{\text{OV}}$ latch is cleared on the falling edge of CLR/BIST.

Functional Diagrams

Internal Block Diagram



Detailed Description

The MAX16137 is a high-accuracy single-channel supervisory reset circuit that monitors the system supply for undervoltage and overvoltage faults within factory-programmable window thresholds. The MAX16137's Built-In-Self-Test (BIST) diagnostic capability and overvoltage fault output optimizes system safety in ADAS applications. A reset output ($\overline{\text{RST}}$) asserts when the input voltage falls outside of the threshold-window. The reset output deasserts after the reset timeout period when the supply voltage returns back to its nominal voltage level.

Normal Input Threshold Range

The MAX16137 offers a wide range of nominal input voltages from 0.5V to 5V in approximately 20mV increment. Each selected nominal input voltage is factory-trimmed halfway between the undervoltage and overvoltage threshold window. See the [Undervoltage/Overvoltage Thresholds](#) section for more details. Contact Maxim Integrated sales for options not listed in the [Ordering Information](#) table.




Figure 1. Undervoltage/Overvoltage Threshold Tolerance and Accuracy

Undervoltage/Overvoltage Thresholds

The MAX16137 monitors supply voltage for undervoltage/overvoltage faults with respect to nominal input voltage within $\pm 1\%$ accuracy over the operating temperature and supply ranges. The undervoltage and overvoltage thresholds are factory-trimmed from $\pm 4\%$ to $\pm 11\%$ in $\pm 1\%$ increments. Contact Maxim Integrated for threshold not listed in the [Ordering Information](#) table.

Undervoltage/Overvoltage Threshold Hysteresis

The monitoring input (IN) features undervoltage/overvoltage threshold hysteresis that provides immunity to short input transients. The input hysteresis is factory-set to either 0.25% or 0.5%, and is applicable to both the undervoltage and overvoltage thresholds. Contact Maxim Integrated for hysteresis option not listed in the [Ordering Information](#) table.

Overvoltage Fault Output

$\overline{\text{OV}}$ is an open-drain, active-low latched output that latches low $5\mu\text{s}$ after V_{IN} exceeds the overvoltage threshold level. $\overline{\text{OV}}$ latch is cleared on the falling edge of $\overline{\text{CLR/BIST}}$ after the overvoltage fault is removed. See the Electrical Characteristics table and following [Figure 2](#) for more details.




Figure 2. Clear Input Timing Diagram

Built-In-Self-Test (BIST)

\overline{BIST} is a diagnostic feature that monitors the health of the MAX16137. \overline{BIST} is initiated during power-up and completes after the expiration of the reset timeout period. During power-up, the MAX16137 monitors the state of the reset output. A high-logic reset output status during power-up indicates a fault either inside or outside the MAX16137, and \overline{BIST} is pulled low. See [Figure 3](#) at T1. After the expiration of the reset timeout period, the MAX16137 generates internally fictitious undervoltage and overvoltage fault scenarios, and \overline{RST} deasserts. If the MAX16137 internal circuit does not respond properly to the internally generated undervoltage and overvoltage faults, \overline{BIST} and \overline{RST} are pulled low. See [Figure 3](#) at T2 and T3. Then the MAX16137 monitors the state of the reset output again. A low-logic reset output status indicates a fault either inside or outside the MAX16137 and \overline{BIST} is pulled low. See [Figure 3](#) at T4.




Figure 3. MAX16137 BIST Timing Relationship

On-Demand BIST

On-demand $\overline{\text{CLR/BIST}}$ allows the MAX16137 to initiate $\overline{\text{BIST}}$ during normal operation. On-demand BIST is initiated when $\overline{\text{CLR/BIST}}$ is pulled low for more than t_{BIST} . See the Electrical Characteristic table for more details. If $\overline{\text{CLR/BIST}}$ is pulled low for less than t_{BIST} , or if the input is overvoltage or undervoltage before the expiration of t_{BIST} , on-demand BIST is ignored.

With NR at logic low and $\overline{\text{CLR/BIST}}$ is pulled low for more than t_{BIST} , on-demand BIST operation is similar to that of power-up: The MAX16137 pulls the reset output low during the internal OV and UV testing while keeping the system in reset, [Figure 4](#). When NR is at logic high and $\overline{\text{CLR/BIST}}$ is pulled low for more than t_{BIST} , on-demand BIST operation is carried out without pulling the reset output low. See [Figure 5](#) for more details.




Figure 4. MAX16137 On-Demand BIST Timing with NR = LOW




Figure 5. MAX16137 On-Demand BIST Timing with NR = HIGH

Reset Timeout Period

The active-low, open-drain reset output (\overline{RST}) asserts low when the input voltage falls outside the set undervoltage and overvoltage window threshold. The reset output deasserts after the reset timeout period when the input voltage falls within the set window threshold. At power-up, the resets stay asserted for the reset timeout period once V_{DD} is above the UVLO. The reset output requires a pullup resistor to V_{DD} . The MAX16137 offers 16 factory-set reset timeout periods. The MAX16137 offers both open-drain and push-pull reset output options. See [Table 1](#) for available options and [Figure 6](#) for more details.

Table 1. Reset Timeout Options

MIN RESET TIMEOUT PERIOD
1ms
5ms
10ms
15ms
20ms
50ms
100ms
150ms
200ms
250ms

Table 1. Reset Timeout Options (continued)

300ms
500ms
750ms
1000ms
15000ms




Figure 6. Reset Output Timing Diagram

Applications Information

Setting Input Thresholds and Hysteresis

The MAX16137 monitors a system supply voltage for undervoltage/overvoltage window threshold. Depending on the system supply tolerance requirement, the undervoltage/overvoltage thresholds can be factory-trimmed from $\pm 4\%$ to $\pm 11\%$. The tolerance setting is symmetrical with respect to the selected nominal input threshold voltage (V_{IN_NOM}). A detailed calculation of how to determine the undervoltage/overvoltage threshold levels with $\pm 1\%$ threshold accuracy for $3.3V \pm 5\%$ supply voltage is presented here:

$$V_{IN_NOM} = 3.3V$$

$$TOL = \pm 5\%$$

$$V_{UVTH} = V_{IN_NOM} (1 - 5\%) = 3.3V (1 - 0.05) = 3.135V$$

$$V_{OVTH} = V_{IN_NOM} (1 + 5\%) = 3.3V (1 + 0.05) = 3.465V$$

where V_{IN_NOM} is the selected nominal input threshold voltage, TOL is the input tolerance, V_{UVTH} is undervoltage threshold voltage, and V_{OVTH} is the overvoltage threshold voltage.

The MAX16137 monitors the supply voltage with $\pm 1\%$ accuracy over the operating temperature and supply range. The accuracy range for the $3.3V \pm 5\%$ is as following:

$$V_{UVTH_A} = V_{UVTH} (1 \pm 1\%) = 3.135V (1 \pm 0.01) = 3.135V \pm 0.03135V$$

$$V_{OVTH_A} = V_{OVTH} (1 \pm 1\%) = 3.465V (1 \pm 0.01) = 3.465V \pm 0.03465V$$

where V_{UVTH_A} is the undervoltage threshold accuracy range and V_{OVTH_A} is the overvoltage threshold accuracy range. See [Figure 7](#) for details.




Figure 7. Undervoltage/Overvoltage Threshold Accuracy

Hysteresis adds noise immunity to the voltage monitors and prevents oscillation due to repeated triggering when the monitored voltage is near the threshold trip voltage.

A detailed calculation to get the threshold hysteresis is presented here.

$V_{IN_NOM} = 3.3V$
 Hysteresis = 0.5%
 $V_{HYST} = 3.3V * 0.5% = 0.0165V$




Figure 8. Undervoltage/Overvoltage Threshold Hysteresis

Power-Supply Bypassing/Noise Immunity

The MAX16137 operates from a 1.71V to 5.5V supply. Bypass V_{DD} to ground with a 0.1µF capacitor as close to the device as possible. An additional capacitor improves transient immunity.


Selector Guide Table

Table 2. Selector Guide Table

PART NUMBER	THRESHOLD VOLTAGE	TOLERANCE	HYSTERESIS	RESET TIMEOUT
MAX1613700/VY+T	3.3V	7%	0.5%	10ms
MAX1613701/VY+T	0.84V	4%	0.25%	100ms

Typical Application Circuits

Typical Application Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX1613700/VY+T	-40°C to +125°C	8-TDFN
MAX16137P01/VY+T*	-40°C to +125°C	8-TDFN
MAX1613701/VY+T	-40°C to +125°C	8-TDFN

V denotes automotive grade.

Y denotes side-wettable package.

+ denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

* Future product—contact factory for availability.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/21	Release for market intro	—
1	6/21	Updated a part (MAX1613701/VY+T*) in the <i>Ordering Information</i> table, corrected description errors in <i>General Description</i> , and updated Figures 3, 4, and 5	1, 14, 15, 16, 20
2	9/21	Updated Ordering Information (removed "*" for a part (MAX1613701/VY+T) and Electrical Characteristics (changed the test condition of 'Input Current' as 'VIN = VIN_NOM')	7, 20