

Click here to ask an associate for production status of specific part numbers.

### 2.5A Octal Five-Level Digital Pulsers

**MAX14987** 

### **General Description**

The MAX14987 octal five-level, high-volage (HV) pulser device generates high-frequency HV bipolar pulses (up to ±105V) from low-voltage control logic inputs for driving piezoelectric transducers in ultrasound systems. All eight channels have embedded overvoltage-protection diodes and an integrated active return-to-zero clamp. The device has embedded independent (floating) power supplies (FPS) and level shifters that allow signal transmission without the need for external HV capacitors. The device also features eight integrated transmit/receive (T/R) switches.

The device features two modes of operation: shutdown mode and octal five-level mode pulsing (with integrated active return-to-zero clamp). In octal five-level mode pulsing, each channel is controlled by three logic inputs (DINN /DINP /SEL ). Each channel features two HV half-bridges operating from independent pairs of voltage supplies (VPPA, VNNA and VPPB, VNNB) and sharing the same output. The half-bridge operating from VPPA, VNNA is named HB1 while the half-bridge operating from V<sub>PPB</sub>, V<sub>NNB</sub> is named HB2. The voltage rating is the same for the two half-bridges. They can both operate from 0 to

HB1 is sized to provide a maximum driving current in excess of ±2.5A and is optimized in terms of Bandwidth and PWM performances.

HB2 is sized to provide a maximum driving current of ±1.6A and is normally intended to be used in Doppler modes (CWD, CFM, PWD). The driving current of HB2 can be programmed at 1.6A, 1.1A, 0.5A, and 0.3A. This allows reducing the power dissipation in particular for CWD modality. HB2 exhibits excellent jitter (< 6ps) and phase noise performances (156dBc @1kHz offset) in CWD modality.

The return-to-zero (clamp) driving current can also be programmed either at 1.25A or 2.5A by means of a dedicated CMOS input (RTZ).

The device is available in a 228-bump (10mm x 16mm) BGA package and are specified over the -40°C to +85°C extended temperature range.

DirectDrive is a registered trademark of Maxim Integrated Products, Inc.

#### **Benefits and Features**

- Saves Space (Optimized for High-Channel-Count Systems/Portable Systems)
  - · High Density
    - 8 Channels (Five-Level Operation)
  - Integrated Low-Power T/R Switches
  - DirectDrive® Architecture Eliminates External High-Voltage Capacitor
  - No External Floating Power Supply (FPS) Required
- High Performance (Designed to Enhance Image Quality)
  - Excellent -40dBc (typ) THD for Second Harmonic
  - · High Bandwidth and Ultra-Fast Rise/Fall Edges Enable High-Order PWM Burst Shaping
  - · Sync Function Eliminates Effects of FPGA Jitter and Improves Performance in Doppler Mode
  - Low Propagation Delay 11 (typ)
  - Strong Active Return to Zero
- Saves Power
  - · Low Quiescent Power Dissipation (21mW/Channel in Octal Mode)
  - Programmable Current Capability
  - · Shutdown Mode


#### **Applications**

- Ultrasound Medical Imaging
- Industrial Flaw Detection
- Piezoelectric Drivers
- Test Equipment

Ordering Information and Functional Diagram appears at end of data sheet.

19-7484 Rev 2: 4/16

# **Typical Application Circuit**



### **Absolute Maximum Ratings**

V <sub>CC</sub> , V <sub>CCA</sub> Supply Voltage0.3V to +5.6V V <sub>EE</sub> , V <sub>EEA</sub> Supply Voltage5.6V to +0.3V V <sub>NNA</sub> , V <sub>NNB</sub> Negative High Supply Voltage110V to +0.3V V <sub>PPA</sub> , V <sub>PPB</sub> Positive High Supply Voltage0.3V to +110V V <sub>PP</sub> - V <sub>NN</sub> _ Differential High Voltage Supply 0 to +220V HVOUT Output Voltage Range	V <sub>DD</sub> Logic Supply Voltage0.3V to +5.6V
$\begin{array}{l} V_{NNA}, V_{NNB} \ \ Negative \ High \ Supply \ \ Voltage \110V \ to \ +0.3V \ \ V_{PPA}, V_{PPB} \ \ Positive \ High \ Supply \ \ Voltage \0.3V \ to \ +110V \ \ \ \ V_{PP} \ -V_{NN} \ \ Differential \ \ High \ \ \ Voltage \ Supply \ 0 \ to \ +220V \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	V <sub>CC</sub> , V <sub>CCA</sub> Supply Voltage0.3V to +5.6V
$\begin{array}{l} V_{PPA}, V_{PPB} \ Positive \ High \ Supply \ Voltage0.3V \ to +110V \\ V_{PP} - V_{NN} \ Differential \ High \ Voltage \ Supply0 \ to +220V \\ HVOUT \ Output \ Voltage \ RangeV_{NN} - 0.3V \ to V_{PP} + 0.3V \\ LVOUT \ Output \ Voltage \ Range1V \ to +1V \\ DINP \ DINN \ SEL \ MODE, CC0, CC1, RTZ, \\ SYNC, THP \ Input \ Voltage \ Range0.3V \ to +5.6V \\ CLK, \ \overline{CLK}, \ Voltage \ Range0.3V \ to (V_{CC} + 0.3V) \\ V_{GPA1}, \ V_{GPA2} \ Driver \ Supply \\ \end{array}$	V <sub>EE</sub> , V <sub>EEA</sub> Supply Voltage5.6V to +0.3V
$\begin{array}{llllllllllllllllllllllllllllllllllll$	V <sub>NNA</sub> , V <sub>NNB</sub> Negative High Supply Voltage110V to +0.3V
HVOUT Output Voltage Range $V_{NN}$ - 0.3V to $V_{PP}$ + 0.3V LVOUT_ Output Voltage Range1V to +1V DINP_, DINN_, SEL_, MODE, CC0, CC1, RTZ, SYNC, THP Input Voltage Range0.3V to +5.6V CLK, $\overline{CLK}$ , Voltage Range0.3V to ( $V_{CC}$ + 0.3V) $V_{GPA1}$ , $V_{GPA2}$ Driver Supply	V <sub>PPA</sub> , V <sub>PPB</sub> Positive High Supply Voltage0.3V to +110V
LVOUT_ Output Voltage Range1V to +1V DINP_, DINN_, SEL_, MODE, CC0, CC1, RTZ, SYNC, THP Input Voltage Range0.3V to +5.6V CLK, CLK, Voltage Range0.3V to (V <sub>CC</sub> + 0.3V) V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply	
DINP_, DINN_, SEL_, MODE, CC0, CC1, RTZ, SYNC, THP Input Voltage Range0.3V to +5.6V CLK, CLK, Voltage Range0.3V to (V <sub>CC</sub> + 0.3V) V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply	HVOUT Output Voltage Range V <sub>NN</sub> - 0.3V to V <sub>PP</sub> + 0.3V
SYNC, THP Input Voltage Range0.3V to +5.6V CLK, CLK, Voltage Range0.3V to (V <sub>CC</sub> + 0.3V) V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply	LVOUT_ Output Voltage Range1V to +1V
CLK, $\overline{\text{CLK}}$ , Voltage Range0.3V to (V <sub>CC</sub> + 0.3V) V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply	DINP_, DINN_, SEL_, MODE, CC0, CC1, RTZ,
V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply	SYNC, THP Input Voltage Range0.3V to +5.6V
	CLK, CLK, Voltage Range0.3V to (V <sub>CC</sub> + 0.3V)
Voltage Supply max[V <sub>PPA</sub> - 5.6V, V <sub>EE</sub> + 0.6V] to V <sub>PPA</sub> + 0.3V	V <sub>GPA1</sub> , V <sub>GPA2</sub> Driver Supply
	Voltage Supply max[V <sub>PPA</sub> - 5.6V, $V_{EE}$ + 0.6V] to $V_{PPA}$ + 0.3V

V <sub>GPB1</sub> , V <sub>GPB2</sub> Driver Supply Voltage Supply	
max [V <sub>PPB</sub> - 5.6V, V <sub>EE</sub> + 0.6V] to V <sub>PPB</sub> + 0.3\	V
V <sub>GNA1</sub> , V <sub>GNA2</sub> Driver Supply Voltage Supply	
V <sub>NNA</sub> - 0.3V to min[ $V_{CC}$ + 0.6V, $V_{NNA}$ + 5.6V	/1
V <sub>GNB1</sub> , V <sub>GNB2</sub> Driver Supply  Voltage Supply	,
$V_{NNR}$ - 0.3V to min[ $V_{CC}$ + 0.6V, $V_{NNR}$ + 5.6V	/1
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	,
BGA (derate 89mW/°C above +70°C)7162mV	Ν
Operating Temperature Range40°C to +85°C	С
Maximum Junction Temperature+150°C	С
Storage Temperature Range65°C to +150°C	
Lead Temperature (soldering, 10s)+300°C	С
Soldering Temperature (reflow)+260°C	С

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1)**

**BGA** 

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ) ...... 11.2°C/W

Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ).....2.7°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.analog.com/thermal-tutorial">www.analog.com/thermal-tutorial</a>.

#### **DC Electrical Characteristics**

 $(V_{DD} = +3V, V_{CC} = +5V, V_{CCA} = +5V, V_{EE} = -5V, V_{EEA} = -5V, V_{PPA} = V_{PPB} = -V_{NNA} = -V_{NNB} = 100V$ , no load, unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
POWER SUPPLIES (VDD, VCC, V	EE, V <sub>PP</sub> , V <sub>NI</sub>	N_)				
Logic Supply Voltage	V <sub>DD</sub>		+1.7	+3	+5.25	V
Positive Drive Supply Voltage	V <sub>CC</sub> _		+4.9	+5	+5.1	V
Negative Drive Supply Voltage	V <sub>EE</sub> _		-5.1	-5	-4.9	V
High-Side Supply Voltage	V <sub>PP</sub> _		0		+105	V
Low-Side Supply Voltage	V <sub>NN</sub> _		-105		0	V
LOGIC INPUTS/OUTPUTS (DINN	_, DINP_, SE	EL_, THP MODE, SYNC, CC_, RTZ)				
Low-Level Input Threshold	V <sub>IL</sub>			0	.2 x V <sub>DD</sub>	V
High-Level Input Threshold	V <sub>IH</sub>		0.8 x V <sub>E</sub>	)D		V
Differential Input Resistance Between DINP_ and DINN_	RIND		70	100	170	kΩ
Pulldown Input Resistance Pins MODE, SYNC, CC0, CC1, SEL_, RTZ	RPD		70	100	170	kΩ
Logic Input Capacitance	C <sub>IN</sub>			4		pF
Logic Input Leakage	I <sub>IN</sub>	V <sub>IN</sub> = 0V or V <sub>DD</sub>	+1		-1	μA
THP Low-Level Output Voltage	V <sub>OL</sub>	Pullup resistor to $V_{DD}$ ( $R_{PULLUP} = 1k\Omega$ )		0	.1 x V <sub>DD</sub>	V

 $(V_{DD}$  = +3V,  $V_{CC}$  = +5V,  $V_{CCA}$  = +5V,  $V_{EE}$  = -5V,  $V_{PEA}$  = -5V,  $V_{PPA}$  =  $V_{PPB}$  = - $V_{NNA}$  = - $V_{NNB}$  = 100V, no load, unless otherwise noted. Typical values are at  $V_{A}$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
CLOCK INPUTS (CLK, $\overline{\text{CLK}}$ )—D	IFFERENTIAL	MODE				
Differential Clock Input Voltage Range	V <sub>CLKD</sub>		0.4		2	V <sub>P-P</sub>
Common-Mode Voltage	V <sub>CLKCM</sub>		V <sub>CC</sub> /2 + 0.45		V <sub>CC</sub> /2 - 0.45	V
Input Pasistanas	R <sub>CLK</sub> ,	Differential		7		kΩ
Input Resistance	R <sub>CLK</sub>	Common mode		22		kΩ
Input Capacitance	C <sub>CLK</sub> ,	Capacitance to GND (each input)		4		pF
CLOCK INPUTS (CLK, BCLK)-	SINGLE-END	DED MODE (V <sub>BCLK</sub> < 0.1V)				
Low-Level Input	V <sub>IL</sub>	CLK		C	.2 x V <sub>DD</sub>	V
High-Level Input	V <sub>IH</sub>	CLK	0.8 x	$V_{DD}$		V
Single-Ended Mode Selection Threshold Low	V <sub>IL</sub>	BCLK			0.1	V
Single-Ended Mode Selection Threshold High	V <sub>IH</sub>	BCLK	1			V
Input Capacitance (CLK)	C <sub>CLK</sub>			4		pF
Logic Input Leakage (CLK)	I <sub>CLK</sub>	V <sub>CLK</sub> = 0V or V <sub>DD</sub>	-1		+1	μA
Pullup Current (CLK)	I <sub>CLK</sub>	V <sub>CLK</sub> = 0V		120	180	μΑ
SUPPLY CURRENT—SHUTDON	VN MODE (M	ODE = LOW)				
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	All inputs connected to GND or V <sub>DD</sub>			20	μA
V <sub>CC</sub> Supply Current	Icc	All inputs connected to GND or V <sub>DD</sub>			36	μA
V <sub>CCA</sub> Supply Current	Icca	All inputs connected to GND or V <sub>DD</sub>			4	μA
V <sub>EE</sub> Supply Current	I <sub>EE</sub>	All inputs connected to GND or V <sub>DD</sub>			58	μΑ
V <sub>EEA</sub> Supply Current	I <sub>EEA</sub>	All inputs connected to GND or V <sub>DD</sub>			4	μA
V <sub>PP</sub> Supply Current	Ipp	All inputs connected to GND or V <sub>DD</sub>		0	24	μA
V <sub>NN</sub> Supply Current	I <sub>NN</sub>	All inputs connected to GND or V <sub>DD</sub>		0	24	μA
SUPPLY CURRENT—NORMAL	OPERATION	MODE, NO LOAD (MODE = HIGH)				
V <sub>DD</sub> Supply Current (Quiescent Mode)	I <sub>DDQ</sub>	All inputs connected to GND or V <sub>DD</sub>		13	20	μA
V <sub>EE</sub> Supply Current (Quiescent Mode)	I <sub>EEQ</sub>			0.6	0.9	mA
V <sub>EEA</sub> Supply Current		DINN_ = DINP_ = GND		1		μA
(Quiescent Mode)	IEEAQ	DINN_ = DINP_ = V <sub>DD</sub>		8.1 12		

 $(V_{DD}$  = +3V,  $V_{CC}$  = +5V,  $V_{CCA}$  = +5V,  $V_{EE}$  = -5V,  $V_{PEA}$  = -5V,  $V_{PPA}$  =  $V_{PPB}$  = - $V_{NNA}$  = - $V_{NNB}$  = 100V, no load, unless otherwise noted. Typical values are at  $V_{A}$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
V <sub>CC</sub> Supply Current (Quiescent Mode)	Icca			0.9	1.2	mA
V <sub>CCA</sub> Supply Current	laava	DINN_ = DINP_ = GND		1		
(Quiescent Mode)	ICCAQ	DINN_ = DINP_ = V <sub>DD</sub>		8.7	13	μA
V <sub>CC</sub> _ Supply Current Increase in Clocked Mode	Δl <sub>CC</sub> _	Differential clock mode		3.4	4.8	mA
V <sub>NN_I(VNNA) + I(VNNB)</sub> Total Supply Current (Quiescent Mode)	I <sub>NNQ</sub> _	All inputs connected to GND or V <sub>DD</sub>		500	700	μА
V <sub>PP_I(VPPA) + I(VPPB)</sub> Total Supply Current (Quiescent Mode)	I <sub>PPQ</sub> _	All inputs connected to GND or V <sub>DD</sub>		470	700	μА
Total Power Dissipation per	P <sub>PDIS1</sub>	T/R switch off, damp off (transparent mode)		13		m\\\
Channel (Quiescent Mode)	P <sub>PDIS2</sub>	DINN_ = DINP_ = V <sub>DD</sub> (transparent mode)		21		- mW
V <sub>DD</sub> Supply Current	I <sub>DD1</sub>	CW Doppler (Note 4)		1.8	2.6	mA
	I <sub>DD2</sub>	B mode (Note 5), (Figure 1a)		15	40	μA
V Supply Current	I <sub>EE1</sub>	8 channels switching, CW Doppler (Note 4)		38	50	- mA
V <sub>EE</sub> Supply Current	I <sub>EE2</sub>	8 channels switching, B mode (Note 5) (Figure 1a)		1	2	111/5
V Supply Current	I <sub>EEA1</sub>	8 channels switching, CW Doppler (Note 4)		2		
V <sub>EEA</sub> Supply Current	I <sub>EEA2</sub>	8 channels switching, B mode (Note 5) (Figure 1a)		8.1		- μA
N. Comple Compart	I <sub>CC1</sub>	8 channels switching, CW Doppler (Note 4)		30	45	A
V <sub>CC</sub> Supply Current	I <sub>CC2</sub>	8 channels switching, B mode (Note 5) (Figure 1a)		1	2	- mA
V Supply Current	I <sub>CCA1</sub>	8 channels switching, CW Doppler (Note 4)		2		μA
V <sub>CCA</sub> Supply Current	I <sub>CCA2</sub>	8 channels switching, B mode (Note 5) (Figure 1a)		8.7	8.7	
V <sub>NN</sub> Total Supply Current	I <sub>NN1</sub>	8 channels switching, CW Doppler, (Note 4)	tching, CW Doppler, 150			
I(VNNA) + I(VNNB)	I <sub>NN2</sub>	8 channels switching, B mode (Figure 1a), (Note 5)		4	7	- mA

 $(V_{DD}$  = +3V,  $V_{CC}$  = +5V,  $V_{CCA}$  = +5V,  $V_{EE}$  = -5V,  $V_{PEA}$  = -5V,  $V_{PPA}$  =  $V_{PPB}$  = - $V_{NNA}$  = - $V_{NNB}$  = 100V, no load, unless otherwise noted. Typical values are at  $V_{A}$  = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS			
V <sub>PP</sub> Total Supply Current	I <sub>PP1</sub>	8 channels switching (Note 4)	ı, CW Doppler,		166	210	m A			
I(VPPA) + I(VPPB)	I <sub>PP2</sub>	8 channels switching (Note 5)	յ, B mode (Figure 1a),		2.6	5	- mA			
	PD <sub>CW</sub>	1 channel switching,	CW Doppler (Note 4)		240					
Power Dissipation per Channel	PD <sub>PW</sub>	1 channel switching, (Figure 1a)	B mode (Note 5),		94		mW			
OUTPUT STAGE										
V <sub>NNA</sub> Connected Low-side Output Impedance	R <sub>OLS</sub>	I <sub>OUT</sub> _ = -50mA			8		Ω			
V <sub>PPA</sub> Connected Low-side Output Impedance	R <sub>OHS</sub>	I <sub>OUT</sub> _ = +50mA			8		Ω			
V <sub>NNB</sub> Connected Low-Side Output Impedance			CC0 = low, CC1 = low		12					
		- F0mA	CC0 = high, CC1 = low		16		Ω			
	R <sub>OLS</sub>	I <sub>OUT</sub> _ = -50mA	CC0 = low, CC1 = high		28		22			
			CC0 = high, CC1 = high		59	120				
			CC0 = low, CC1 = low		12					
V <sub>PPB</sub> Connected High-Side			CC0 = high, CC1 = low		16		Ω			
Output Impedance	R <sub>OHS</sub>	I <sub>OUT</sub> _ = +50mA	CC0 = low, CC1 = high		28					
			CC0 = high, CC1 = high		59	120				
Clamp nFET Output Impedance	Paula	I = 50mΛ	RTZ = 0		8		Ω			
Clamp III LT Output Impedance	R <sub>ONG</sub>	I <sub>OUT</sub> _ = -50mA,	RTZ = 1		12		32			
Clamp pFET Output Impedance	R <sub>OPG</sub>	I <sub>OUT</sub> = +50mA	RTZ = 0		8		Ω			
		Before grass-clipping diode		- RIZ=1 12						
Active Damp Output Impedance  V <sub>NNA</sub> Connected Low-side  Output Current	R <sub>DAMP</sub>	V <sub>DS</sub> = +100V	g diode		2.5		Α			
V <sub>PPA</sub> Connected Low-side Output Current	Гонѕ	V <sub>DS</sub> = +100V			2.5		А			

 $(V_{DD} = +3V, V_{CC} = +5V, V_{CCA} = +5V, V_{EE} = -5V, V_{EEA} = -5V, V_{PPA} = V_{PPB} = -V_{NNA} = -V_{NNB} = 100V, no load, unless otherwise noted. Typical values are at <math>T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS	
			CC0 = low, CC1 = low		1.6			
V <sub>NNB</sub> Connected Low-Side	lava	V <sub>DS</sub> = +100V	CC0 = high, CC1 = low		1.1		A	
Output Current	lols	VDS - +100V	CC0 = low, CC1 = high		0.5			
			CC0 = high, CC1 = high		0.3			
			CC0 = low, CC1 = low		1.6			
V <sub>PPB</sub> Connected High-Side Output Current	lavia	V <sub>DS</sub> = +100V	CC0 = high, CC1 = low		1.1			
	lohs	VDS = 1100V	CC0 = low, CC1 = high		0.5		A	
			CC0 = high, CC1 = high		0.3			
GND-Connected nFET Output	l <sub>ONG</sub>	V <sub>DS</sub> = +100V	RTZ = 0		2.5		A	
Current	ONG	VDS = 1100 V	RTZ = 1		1.25		, A	
GND-Connected pFET Output	l <sub>OPG</sub>	V <sub>DS</sub> = +100V	RTZ = 0		2.5		A	
Current	0.0		RTZ = 1		1.25			
Diode Voltage Drop (Blocking Diode and Grass-Clipping Diode)	V <sub>DROP</sub>	I <sub>OUT</sub> _ = ±50mA			1.7		V	
LVOUT_Diode Clamping Voltage	LV <sub>CLAMP</sub>	I <sub>LOAD</sub> = 1mA		-0.9		+1	V	
OUT_ Equivalent Small-Signal Shunt Capacitance	C <sub>LS</sub>	0.1V <sub>P-P</sub> signal			15		pF	
OUT_ Equivalent Large-Signal Shunt Capacitance	C <sub>HS</sub>	200V <sub>P-P</sub> signal			80		pF	
T/R Switch On Impedance	R <sub>ON</sub>	f = 5MHz			8		Ω	
T/R Switch Off Impedance	R <sub>OFF</sub>	f = 5MHz			5		МΩ	
LVOUT_ Output Offset	LV <sub>OFF</sub>	LVOUT_, OUT_ und	connected	-40		+40	mV	
THERMAL PROTECTION	1			1				
Thermal-Shutdown Threshold	T <sub>SDN</sub>	Temperature rising			+150		°C	
Thermal-Shutdown Hysteresis	T <sub>HYS</sub>				20		°C	

### **AC Electrical Characteristics**

 $(V_{DD} = +3V, V_{CC} = +5V, V_{EE} = -5V, V_{PP} = +100V, V_{NN} = -100V, CC0 = CC1 = low, RTZ = low, R_L = 1k\Omega, C_L = 220pF, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN TY	P MAX	UNITS
HB1 PROPAGATION DELAY TII	MING - SEL_	= LOW, FIGURE 2A			
Logic Input to HB1 Output Rise Propagation Delay	<sup>t</sup> PLH1	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.9 x V <sub>NNA</sub>	11		ns
Logic Input to HB1 Output Fall Propagation Delay	<sup>t</sup> PHL1	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.9 x V <sub>PPA</sub>	11		ns
Logic Input to HB1 Output Rise to GND Propagation Delay	tPL01	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.9 x V <sub>NNA</sub>	11		ns
Logic Input to HB1 Output Fall to GND Propagation Delay	<sup>t</sup> PH01	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.9 x VPPA	11		ns
Logic Input to HB1 Output Rise from GND Propagation Delay	<sup>t</sup> P0H1	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.1 x V <sub>PPA</sub>	11		ns
Logic Input to HB1 Output Fall from GND Propagation Delay	<sup>t</sup> P0L1	From DINP_/DINN_ at 50% (or clock rising edge in clocked mode) to output at 0.1 x V <sub>NNA</sub>	11		ns
HB1 RISE AND FALL TIMING -	SEL_ = LOW	, FIGURE 2B			
HVOUT_ Fall Time (VppA to VnnA)	<sup>t</sup> FPNA	From 0.8 x V <sub>PPA</sub> to 0.8 x V <sub>NNA</sub>	22	38	ns
HVOUT_ Rise Time (V <sub>NNA</sub> to V <sub>PPA</sub> )	<sup>t</sup> RNPA	From 0.8 x V <sub>NNA</sub> to 0.8 x V <sub>PPA</sub>	22	38	ns
HVOUT_ Rise Time (GND to VPPA)	<sup>t</sup> R0PA	From 0.1 x V <sub>PPA</sub> to 0.9 x V <sub>PPA</sub>	8	14	ns
HVOUT_ Fall Time (GND to $V_{NNA}$ )	<sup>t</sup> F0NA	From 0.1 x V <sub>NNA</sub> to 0.9 x V <sub>NNA</sub>	8	14	ns
HVOUT_ Fall Time ( $V_{NNA}$ to GND)	<sup>t</sup> RN0A	From 0.9 x V <sub>NNA</sub> to 0.1 x V <sub>NNA</sub>	11	18	ns
HVOUT_ Fall Time (VppA to GND)	tFP0A	From 0.9 x Vppд to 0.1 x Vppд	12	23	ns
Slew Rate 220pF	SR1	C <sub>L</sub> = 220pF, Vpp_ = -V <sub>NN</sub> _ = 60V	6.4		V/ns
Slew Rate 70pF in Parallel with 100Ω	SR2	$C_L = 220$ pF, $RL = 70\Omega$ , $V_{PP} = -V_{NN} = 60V$	10	1	V/ns

### **MAX14987**

### **AC Electrical Characteristics (continued)**

 $(V_{DD} = +3V, \ V_{CC} = +5V, \ V_{EE} = -5V, \ V_{PP} = +100V, \ V_{NN} = -100V, \ CC0 = CC1 = low, \ RTZ = low, \ R_L = 1k\Omega, \ C_L = 220pF, \ unless \ otherwise noted. Typical values are at T_A = +25°C.) (Note 2)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	ГҮР	MAX	UNITS
HB2 PROPAGATION DELAY TI	WING - SEL_	= HIGH, FIGURE 2A				
Logic Input to HB2 Output Rise Propagation Delay	t <sub>PLH2</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.9 x V <sub>NNB</sub>		13		ns
Logic Input to HB2 Output Fall Propagation Delay	t <sub>PHL2</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.9 x V <sub>PPB</sub>		13		ns
Logic Input to HB2 Output Rise to GND Propagation Delay	t <sub>PL02</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.9 x V <sub>NNB</sub>		12		ns
Logic Input to HB2 Output Fall to GND Propagation Delay	t <sub>PH02</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.9 x V <sub>PPB</sub>		11		ns
Logic Input to HB2 Output Rise from GND to V <sub>PPB</sub> Propagation Delay	t <sub>P0H2</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.1 x V <sub>PPB</sub>		12		ns
Logic Input to HB2 Output Fall from GND to V <sub>NNB</sub> Propagation Delay	t <sub>P0L2</sub>	From DINP_/DINN_ at 50% (or clock rising-edge in clocked mode) to output at 0.1 x V <sub>NNB</sub>		12		ns
HB2 RISE AND FALL TIMING -	SEL_ = HIGH	, FIGURE 2B				
HVOUT_ Fall Time (VppB to VnnB)	t <sub>FPNB</sub>	From 0.8 x V <sub>PPB</sub> to 0.8 x V <sub>NNB</sub>			65	ns
HVOUT_ Rise Time (V <sub>NNB</sub> to V <sub>PPB</sub> )	<sup>t</sup> RNPB	From 0.8 x V <sub>NNB</sub> to 0.8 x V <sub>PPB</sub>			60	ns
HVOUT_ Rise Time (GND to VPPB)	t <sub>R0PB</sub>	From 0.1 x V <sub>PPB</sub> to 0.9 x V <sub>PPB</sub>			29	ns
HVOUT_ Fall Time (GND to $V_{\mbox{NNB}}$ )	t <sub>F0NB</sub>	From 0.1 x V <sub>NNB</sub> to 0.9 x V <sub>NNB</sub>			29	ns
HVOUT_ Fall Time (V <sub>NNB</sub> to GND)	<sup>t</sup> RN0B	From 0.9 x V <sub>NNB</sub> to 0.1 x V <sub>NNB</sub>			20	ns
HVOUT_ Fall Time (V <sub>PPB</sub> to GND)	t <sub>FP0B</sub>	From 0.9 x VppB to 0.1 x VppB			20	ns
T/R Switch Turn-On Time	<sup>t</sup> ONTRSW	Figure 3	(	0.58	1	μs
T/R Switch Turn-Off Time	tOFFTRSW	Figure 3 (Note 6)	(	0.08	.2	μs
Setup Time from Receive to Transmit	TXSETUP	See Note 7	1			μs
Output Enable Time (Shutdown Mode to Normal Operation)	<sup>t</sup> EN1				100	μs
Output Disable Time (Normal Operation to Shutdown Mode)	<sup>t</sup> DIS1				10	μs

 $(V_{DD}$  = +3V,  $V_{CC}$  = +5V,  $V_{EE}$  = -5V,  $V_{PP}$  = +100V,  $V_{NN}$  = -100V, CC0 = CC1 = low, RTZ = low, R<sub>L</sub> = 1k $\Omega$ , C<sub>L</sub> = 220pF, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Transparent to Sync Mode Change Time	t <sub>TP2SY</sub>				5	μs	
Sync Mode to Transparent Time	t <sub>SY2TP</sub>				500	ns	
Input Setup Time Single-Ended	t <sub>SETUP1</sub>	V <sub>DD</sub> = 2.5V; single-ended clock	1.5			ns	
Input Hold Time Single-Ended	t <sub>HOLD1</sub>	V <sub>DD</sub> = 2.5V; single-ended clock	1.5			ns	
Input Setup Time Differential	t <sub>SETUP2</sub>	V <sub>DD</sub> = 2.5V; differential clock	1.4			ns	
Input Hold Time Differential	T <sub>HOLD2</sub>	V <sub>DD</sub> = 2.5V; differential clock	1.1			ns	
Second-Harmonic Distortion (Low Voltage)	THD2LV	f <sub>OUT</sub> = 5MHz, V <sub>PP</sub> = -V <sub>NN</sub> = +5V, square wave (all modes)		-40		dBc	
Second-Harmonic Distortion (High Voltage)	THD2HV	f <sub>OUT</sub> = 5MHz, V <sub>PP</sub> = -V <sub>NN</sub> = +20V to +100V, square wave (all modes)		-43			
Pulse Cancellation	PC1	f <sub>OUT</sub> = 5MHz, V <sub>PP</sub> = -V <sub>NN</sub> = +20V to +100V, 2 periods, all harmonics of the sum signal with respect to the carrier					
Pulser Bandwidth	BW	V <sub>PP</sub> = +60V, V <sub>NN</sub> = -60V (Figure 4), SEL = low		30		MHz	
RMS Output Jitter	tu	f <sub>OUT</sub> = 5MHz, V <sub>PP</sub> = -V <sub>NN</sub> = +5V, both in clocked mode or transparent mode (Figure 5)		5		ps	
T/R Switch Harmonic Distortion	THD <sub>TRSW</sub>	$R_{LOAD} = 200\Omega$ , $V_{SIGNAL} = 100 \text{mV}_{P-P}$		dB			
T/R Switch Turn-On/Off Voltage Spike	V <sub>SPIKE</sub>	$R_{LOAD}$ = 1k $\Omega$ at both sides of T/R switch		mV			
Crosstalk	СТ	f = 5MHz, adjacent LVOUT_ pins, R <sub>LOUT</sub> _ = 50Ω			dB		

- Note 2: All devices are 100% production tested at T<sub>A</sub> = +85°C. Limits over the operating temperature range are guaranteed by design.
- **Note 3:** Maximum operating current from  $V_{GN}$  and  $V_{GP}$  external power sources can vary depending on application requirements. The suggested minimum values assume 8 channels running in continuous transmission (CWD) at 5MHz with CC0 = CC1 = high.
- Note 4: CW Doppler: continuous wave, f = 5MHz,  $V_{DD}$  = +3V,  $V_{CC}$  = - $V_{EE}$  = +5V,  $V_{PP}$  = - $V_{NN}$  = 5V, SEL\_ = high (HB2 active),  $R_L$  = 1K $\Omega$ ,  $C_L$  = 220pF, CC0 = CC1 = 1.
- Note 5: B mode: f = 5MHz, PRF = 5kHz, 1 period,  $V_{DD}$  = +3V,  $V_{CC}$  = -V<sub>EE</sub> = +5V,  $V_{PP}$  = -V<sub>NN</sub> = 100V, SEL\_ = low (HB1 active), R<sub>L</sub> = 1K $\Omega$ , C<sub>L</sub> = 220pF, PRF = 5KHz. (Figure 1a)
- Note 6: T/R switch turn-off time is the time required to switch off the bias current of the T/R switch. The off-isolation is not guaranteed.
- Note 7: Both the T/R switch and Damp are designed to be self protected against the HV transmission. The part is not damaged even if the Transmit setup time is not respected. We recommend having at least 1µs setup time when moving from receive (DINP\_ = DINN\_ = 1 to transmit DINP\_ = DINN\_ = 0). For further reducing the inrush leakage through the T/R switch, a longer setup time is recommended (3µs). (T/R Switches)

# **Timing Diagrams**






Figure 1a. High-Voltage Burst Test (Three Levels)

Figure 1b. High-Voltage Burst Test (Five Levels)




Figure 2a. Propagation Delay Timing

# **Timing Diagrams (continued)**




Figure 2b. Output Rise/Fall Timing




Figure 3. T/R Switch Turn-On/Off Time

# **Timing Diagrams (continued)**




Figure 4. Bandwidth

# **Timing Diagrams (continued)**




Figure 5. Jitter Timing

# **Pin Configuration**

TC	OP VIEW	1							M	<b>AX14</b> 9	987								
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19
A	SYNC	RTZ	THP	V <sub>PPB</sub>	V <sub>PPB</sub>	N.C.	V <sub>NNB</sub>	VNNB	V <sub>NNA</sub>	V <sub>NNA</sub>	N.C.	V <sub>PPA</sub>	V <sub>PPA</sub>	N.C.	GND	GND	GND	LV01	OUT1
В	DINP1	DINN 1	SEL1	$\bigcup^{V_{PPB}}$	$\bigcup_{\text{PB}}$	N.C.	$\bigcup^{V_{NNB}}$	VNNB	V <sub>NNA</sub>	V <sub>NNA</sub>	N.C.	$\overset{V_{PPA}}{\bigcirc}$	$\bigcup^{V_{PPA}}$	N.C.	GND	GND	GND	LV02	OUT2
	DINP2	DINN2	SEL2	$\bigvee_{PPB}$	VGPB2	N.C.	$\bigvee_{NNB}$	V <sub>GNB2</sub>	V <sub>NNA</sub>	V <sub>GNA2</sub>	N.C.	$\bigcirc^{V_{PPA}}$	V <sub>GPA2</sub>	N.C.	GND	GND	GND	LV03	OUT3
	DINP3		SEL3	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	GND	GND	GND	GND	LV04	OUT4
E	DINP4	$\bigcirc$	SEL4	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	V <sub>CCA</sub>	V <sub>CC</sub>
=	CLK	CLK	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	V <sub>CC</sub>
3	$\bigvee_{DD}$	V <sub>CC</sub>	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND
1		DINN5	SEL5	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	VEEA	V <sub>EE</sub>
J		DINN6	SEL6	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	N.C.	GND	GND	GND	GND	LV05	OUT5
<	$\bigcirc$	DINN7		V <sub>PPB</sub>	V <sub>GPB1</sub>	N.C.	V <sub>NNB</sub>	V <sub>GNB1</sub>	$\bigcirc$	V <sub>GNA1</sub>	N.C.	V <sub>PPA</sub>	V <sub>GPA1</sub>	N.C.	GND	GND	GND	LV06	OUT6
-	$\bigcirc$	DINN8	SEL8	V <sub>PPB</sub>	V <sub>PPB</sub>	N.C.	V <sub>NNB</sub>	V <sub>NNB</sub>	V <sub>NNA</sub>	V <sub>NNA</sub>	N.C.	V <sub>PPA</sub>	V <sub>PPA</sub>	N.C.	GND	GND	GND	LV07	OUT7
и	MODE	CC0	CC1	V <sub>PPB</sub>	V <sub>PPB</sub>	N.C.	V <sub>NNB</sub>	V <sub>NNB</sub>	V <sub>NNA</sub>	V <sub>NNA</sub>	N.C.	V <sub>PPA</sub>	V <sub>PPA</sub>	N.C.	GND	GND	GND	C 108	OUT8

# **Pin Description**

PIN	NAME	FUNCTION
B2	DINN1	Digital Signal Negative Input 1 (see <i>Truth Tables</i> section)
B1	DINP1	Digital Signal Positive Input 1 (see <i>Truth Tables</i> section)
B3	SEL1	Digital Signal Select Input 1 (see <i>Truth Tables</i> section)
C2	DINN2	Digital Signal Negative Input 2 (see <i>Truth Tables</i> section)
C1	DINP2	Digital Signal Positive Input 2 (see <i>Truth Tables</i> section)
C3	SEL2	Digital Signal Select Input 2 (see <i>Truth Tables</i> section)
D2	DINN3	Digital Signal Negative Input 3 (see <i>Truth Tables</i> section)
D1	DINP3	Digital Signal Positive Input 3 (see <i>Truth Tables</i> section)
D3	SEL3	Digital Signal Select Input 3 (see <i>Truth Tables</i> section)
E2	DINN4	Digital Signal Negative Input 4 (see Truth Tables section)
E1	DINP4	Digital Signal Positive Input 4 (see <i>Truth Tables</i> section)
E3	SEL4	Digital Signal Select Input 4 (see <i>Truth Tables</i> section)
G1	V <sub>DD</sub>	Logic Supply Voltage Input
H2	DINN5	Digital Signal Negative Input 5 (see Truth Tables section)
H1	DINP5	Digital Signal Positive Input 5 (see Truth Tables section)
H3	SEL5	Digital Signal Select Input 5 (see Truth Tables section)
J2	DINN6	Digital Signal Negative Input 6 (see Truth Tables section)
J1	DINP6	Digital Signal Positive Input 6 (see <i>Truth Tables</i> section)
J3	SEL6	Digital Signal Select Input 6 (see <i>Truth Tables</i> section)
K2	DINN7	Digital Signal Negative Input 7 (see Truth Tables section)
K1	DINP7	Digital Signal Positive Input 7 (see <i>Truth Tables</i> section)
K3	SEL7	Digital Signal Select Input 7 (see Truth Tables section)
K2	DINN8	Digital Signal Negative Input 8 (see Truth Tables section)
K1	DINP8	Digital Signal Positive Input 8 (see <i>Truth Tables</i> section)
K3	SEL8	Digital Signal Select Input 8 (see <i>Truth Tables</i> section)

# **Pin Description (continued)**

PIN	NAME	FUNCTION	
A15–A17, B15–B17, C15–C17, D14–D17, E4–E17, F3–F18, G3–G19, H4–H17, J14–J17, K15, K16, K17, L15–L17, M15– M17	GND	Ground	
A18	LVO1	Low-Voltage T/R Switch Output 1	
B18	LVO2	Low-Voltage T/R Switch Output 2	
C18	LVO3	Low-Voltage T/R Switch Output 3	
D18	LVO4	Low-Voltage T/R Switch Output 4	
J18	LVO5	Low-Voltage T/R Switch Output 5	
K18	LVO6	Low-Voltage T/R Switch Output 6	
L18	LVO7	Low-Voltage T/R Switch Output 7	
M18	LVO8	Low-Voltage T/R Switch Output 8	
H19	V <sub>EE</sub>	$V_{\mbox{\scriptsize EE}}$ Digital Supply Voltage Input. Connect 470nF or greater bypass capacitor to GND as close as possible to the device	
E19, F19, G2	V <sub>CC</sub>	$V_{CC}$ Digital Supply Voltage Input. Connect 470nF or greater bypass capacitor to GND as close as possible to the device	
H18	V <sub>EEA</sub>	V <sub>EE</sub> Analog Supply Voltage Input. Connect 470nF or greater bypass capacitor to GND as close as possible to the device	
E18	V <sub>CCA</sub>	V <sub>CC</sub> Analog Supply Voltage Input. Connect 470nF or greater bypass capacitor to GNI as close as possible to the device	
K5	V <sub>GPB1</sub>	High Side Driver Floating Voltage Supply Outputs. Connect 1µF bypass capacitor between V <sub>GPB1</sub> and V <sub>PPB</sub> as close as possible to the device.	
K8	V <sub>GNB1</sub>	Low Side Driver Floating Voltage Supply Outputs. Connect $1\mu F$ bypass capacitor between $V_{GNB1}$ and $V_{NNB}$ as close as possible to the device	

# **Pin Description (continued)**

PIN	NAME	FUNCTION	
K13	V <sub>GPA1</sub>	High Side Driver Floating Voltage Supply Outputs. Connect $1\mu F$ bypass capacitor between $V_{GPA1}$ and $V_{PPA}$ as close as possible to the device	
K10	V <sub>GNA1</sub>	Low-Side Driver Floating Voltage Supply Outputs. Connect $1\mu F$ bypass capacitor between $V_{GNA1}$ and $V_{NNA}$ as close as possible to the device	
C5	V <sub>GPB2</sub>	High-Side Driver Floating Voltage Supply Outputs. Connect 1µF bypass capacitor between V <sub>GPB2</sub> and V <sub>PPB</sub> as close as possible to the device	
C8	V <sub>GNB2</sub>	Low-Side Driver Floating Voltage Supply Outputs. Connect 1µF bypass capacitor between V <sub>GNB2</sub> and V <sub>NNB</sub> as close as possible to the device	
C13	V <sub>GPA2</sub>	High-Side Driver Floating Voltage Supply Outputs. Connect 1µF bypass capacitor between V <sub>GPA2</sub> and V <sub>PPA</sub> as close as possible to the device	
C10	V <sub>GNA2</sub>	Low-Side Driver Floating Voltage Supply Outputs. Connect 1µF bypass capacitor between V <sub>GNA2</sub> and V <sub>NNA</sub> as close as possible to the device	
A7, A8, B7, B8, C7, K7, L7, L8, M7, M8	V <sub>NNB</sub>	HV Negative Power Supply Input. Connect $1\mu F$ bypass capacitor between $V_{\mbox{\scriptsize NNB}}$ and GND as close as possible to the device	
A4, A5, B4, B5, C4, K4, L4, L5, M4, M5,	V <sub>PPB</sub>	HV Positive Power Supply Input. Connect 1µF bypass capacitor between V <sub>PPB</sub> and GND as close as possible to the device	
A9, A10, B9, B10, C9, K9, L9, L10, M9, M10	V <sub>NNA</sub>	HV Negative Power Supply Input. Connect $1\mu F$ bypass capacitor between $V_{NNA}$ and GND as close as possible to the device	
A12, A13, B12, B13, C12, K12, L12, L13, M12, M13	V <sub>PPA</sub>	HV Positive Power Supply Input. Connect $1\mu F$ bypass capacitor between $V_{PPA}$ and GND as close as possible to the device	
M19	HVOUT8	High-Voltage Pulser Output 8	
L19	HVOUT7	High-Voltage Pulser Output 7	
K19	HVOUT6	High-Voltage Pulser Output 6	
J19	HVOUT5	High-Voltage Pulser Output 5	
D19	HVOUT4	High-Voltage Pulser Output 4	
C19	HVOUT3	High-Voltage Pulser Output 3	
B19	HVOUT2	High-Voltage Pulser Output 2	
A19	HVOUT1	High-Voltage Pulser Output 1	
M1	MODE	Mode Control Input. Control operation mode (see Truth Tables section).	
M2	CC0	Current Control Input. Control current capability (see Truth Tables section).	
M3	CC1	Current Control Input. Control current capability (see Truth Tables section).	
A2	RTZ	Return-to-Zero current capability control input. Drive RTZ high for 2.5A driving current. Drive RTZ low for 1.25A driving current.	
A3	THP	Open-Drain Thermal-Protection Output. THP asserts and sinks a 3mA current to GND. When the junction temperature exceeds 150°C	
F1	CLK	Clock positive phase Input.	

Pin	Description	n (continued)

PIN	NAME	FUNCTION
F2	CLK	Clock negative phase Input. Connect this pin to GND to operate in single ended mode onto CLK.
A1	SYNC	CMOS Control Input. Drive SYNC high to enable clocked-input mode. Drive SYNC low to operate in transparent mode (see Truth Tables section).
A6, A11, A14, B6, B11, B14, C6, C11, C14, D4-D13, J4- J13, K6, K11, K14, L6, L11, L14, M6, M11, M14	N.C.	No Connect.

#### **General Description**

The MAX14987 octal five-level, high-volage (HV) pulser device generates high-frequency HV bipolar pulses (up to  $\pm 105$ V) from low-voltage control logic inputs for driving piezoelectric transducers in ultrasound systems. All eight channels have embedded overvoltage-protection diodes and an integrated active return-to-zero clamp. The device has embedded independent (floating) power supplies (FPS) and level shifters that allow signal transmission without the need for external HV capacitors. The device also features eight integrated transmit/receive (T/R) switches.

The device features two modes of operation: shutdown mode and octal five-level mode pulsing (with integrated active return-to-zero clamp). In octal five-level mode pulsing, each channel is controlled by three logic inputs (DINN\_/DINP\_/SEL\_). Each channel features two HV half-bridges operating from independent pairs of voltage supplies (Vppa, Vnna and Vppb, Vnnb) and sharing the same output. The half-bridge operating form Vppa, Vnna is named HB1 while the half-bridge operating from Vppb, Vnnb is named HB2. The voltage rating is the same for the two half-bridges. They can both operate from 0 to  $\pm 105$ V.

HB1 is sized to provide a maximum driving current in excess of  $\pm 2.5 A$  and is optimized in terms of bandwidth and PWM performances.

HB2 is sized to provide a maximum driving current of ±1.6A and is normally intended to be used in Doppler modes (CWD, CFM, PWD). The driving current of HB2 can be programmed at 1.6A, 1.1A, 0.5A, and 0.3A. This allows reducing the power dissipation in particular for CWD modality. HB2 exhibits excellent jitter (< 6ps) and phase noise performances (156dBc @1kHz offset) in CWD modality.

The return-to-zero (clamp) driving current can also be programmed either at 1.25A or 2.5A by mean of a dedicated CMOS input (RTZ).

The device can operate both in clocked and transparent mode. In clocked mode, data inputs can be synchronized with a clean differential or single-ended clock to reduce phase noise associated with FPGA output signals that are detrimental for Doppler analysis. In transparent mode, the synchronization feature is disabled and output reflects the data input after a 500ns delay.

The device features integrated grass-clipping diodes (with low parasitic capacitance) for receive (Rx) and transmit (Tx) isolations. The device features a damping circuit that can be activated as soon as the transmit burst is over. It fully discharges the pulser's output internal node before the grass-clipping diodes.

The device is available in a 228-bump (10mm x 16mm) BGA package and is specified over the -40 $^{\circ}$ C to +85 $^{\circ}$ C extended temperature range.

### 2.5A Octal Five-Level Digital Pulsers

#### **Operation Mode**

The device has two operation modes: shutdown and octal five-level. Use the MODE input to select the operation mode.

#### **Shutdown Mode**

This is the lowest power dissipation mode. No transmission and no reception is possible. See Table 1.

#### Octal 5 Levels—Normal Operation Mode

In this mode the MAX14987 features eight independent channels that can generate a five-level, dual-mode pulsing scheme. The part features two fully independent dual-voltage supplies (VPPA, VNNA and VPPB, VNNB). Depending on the logic level of the SELX input pin, the pulser operates either from VPPA, VNNA or from VPPB, VNNB, respectively, with 2A and up to 1.6A current capability.

The return-to-zero clamp current capability can be programmed at 1.25A or 2.5A (see <u>Truth Tables</u> section) by way of a dedicated CMOS input.

Three inputs per channel are provided to control the pulser output status. This implies that each channel has a

dedicated SELX digital control input. This allows 5 levels burst shaping like:

GND - VPPB - VNNA - VPPA - VNNB - GND or

GND - V<sub>NNB</sub> - V<sub>PPA</sub> - V<sub>NNA</sub> - V<sub>PPB</sub> - GND.

In case burst-shaping is not required, all the SELX digital inputs can be tied together and used as a unique global control signal for composite modes.

The transmitter exhibits excellent slew rate and can generate minimum pulses down to 10ns resulting in optimal performances whenever PWM is used to shape the transmit burst.

A minimum 1µs setup time before the transmit burst must be respected. During the setup time DINN\_ and DINP\_, must be kept low. This timing is required to completely switch off the T/R switch and the damp before the Transmit burst (see Figure 6) See Table 2.

#### **Truth Tables**

Table 1. Shutdown Mode (MODE = Low)

INPUTS			OUTPUTS		
DINN_	DINP_	SEL_	OUT_ LVOUT_		
Х	Х	X	High impedance	High impedance (T/R switch off)	

X = Don't care

**Table 2. Normal Operation Mode (MODE = High)** 

DINN_	DINP_	SEL_	HVOUT_	LVOUT_
0	0	X	Clamp ON Damp OFF	TR Switch OFF LVOUT = GND
0	1	0	V <sub>PPA</sub> Damp OFF	TR Switch OFF LVOUT = GND
1	0	0	V <sub>NNA</sub> Damp OFF	TR Switch OFF LVOUT = GND
0	1	1	V <sub>PPB</sub> Damp OFF	TR Switch OFF LVOUT = GND
1	0	1	V <sub>NNB</sub> Damp OFF	TR Switch OFF LVOUT = GND
1	1	×	Clamp ON Damp ON	TR Switch ON

0 = logic-low, 1 = logic-high.




Figure 6. Timing Diagram

#### **Current Capability Selection**

The current capability of the HB2 pulser can be programmed by controlling inputs CC0 and CC1. This feature can be used to save power when working in low-voltage mode (like CWD) and the maximum current capability is no longer required.

The current capability of the RTZ (return-to-zero or clamp) can also be programmed between two levels 1.25A and 2.5A respectively. See Table 3 for CC0, CC1, and RTZ.

#### **Sync Function**

The device provides the ability to resynchronize all the data inputs by means of a clean clock signal. In ultrasound systems, the FPGA output signals are often affected by high jitter. The jitter induces phase noise that is detrimental in Doppler analysis. The input clock can be either a differential signal or a single-ended signal running up to 200MHz. Data is clocked in on the rising-edge of the CLK input (falling-edge of BCLK). Connect BCLK to GND for single-ended operation. The sync feature can be enabled or disabled by the SYNC control input. Drive the SYNC input low to disable the synchronization function (no external clock signal). Drive the SYNC input high to enable the synchronization function (with an external clock signal). Figure 7 shows the simplified CLK and CLK inputs schematic.

**Table 3. Current Drive Selection** 

INPUTS		PULSER OUTPUT
CC0	CC1	CURRENT (typ)
0	0	1.5
1	0	1.1
0	1	0.5
1	1	0.3

#### T/R Switches

Each channel features a low-power T/R switch. The T/R switch recovery time after the transmission is  $0.5\mu s$  (typ). The T/R switches are controlled by the same pulser digital inputs (see <u>Table 3</u>).

The MAX14987 features dedicated analog voltage supply pins which are internally used for the T/R switches only (V<sub>CCA</sub>, V<sub>EEA</sub>).

The T/R switch must be turned off at least  $1\mu$ s before the transmission (see Figure 3). A longer setup time (up to  $3\mu$ s) is recommended to further minimize the inrush leakage current flowing through the T/R switch during transmission.

#### **Grass-Clipping Diodes**

A pair of diodes in antiparallel configuration (referred to as grass-clipping diodes) is presented at each pulser's output. The diodes' reverse capacitance is extremely low, allowing a perfect isolation between the receive path and the actual pulser's output stage.




Figure 7. Simplified CLK and CLK Inputs Schematic

# Table 4. HB2 Pulser Output Current Drive Selection

CC0	CC1	PULSER OUTPUT CURRENT (typ)
0	0	1.6A
0	1	0.5A
1	0	1.1A
1	1	0.3A

#### **Active Damp Circuit**

An active damp circuit is integrated between the internal pulser output node (before grass-clipping diodes) and GND. The purpose of this circuit is to fully discharge the pulser output internal node so that the node is not left in high-impedance condition as soon as the transmit burst is over. This results in two main advantages:

- 1) The grass-clipping isolation is more effective.
- 2) Suppression of any low-frequency oscillation of a node that could be detrimental for Doppler mode performances.

**Table 5. RTZ Current Selection** 

RTZ	RTZ PROGRAMMED CURRENT	
0	2.5A	
1	1.25A	

The integrated damp circuit is self-protected. The damp circuit must be turned off at least 1µs before the transmission (transmit setup time).

#### **Thermal Warning Outputs**

As soon as the internal junction temperature exceeds 150°C, the part automatically enters in shutdown mode and the open-drain THP is asserted. The part again enters normal operation and the open-drain output pin is released as soon as the temperature drops below 120°C.

#### **Power Sequencing**

The device does not require any power-up/power-down sequence. However, the MODE pin must be forced to GND or left unconnected during power-up/power-down sequence to prevent the transmitter to be turned on inadvertently.

### **Applications Information**

#### Floating power supplies


The MAX14987 Floating power supply regulator outputs (pins V<sub>GPA1</sub>, V<sub>GPA2</sub>, V<sub>GNA1</sub>, V<sub>GNA2</sub>, V<sub>GPB1</sub>, V<sub>GNB1</sub>, V<sub>GPB2</sub>, V<sub>GNB2</sub>) are independent and must remain separated. Connect 1µF bypass capacitors between each pin and the paired voltage supply as per the pin description and the application diagram. Place capacitors as close as possible to the device and minimize trace length. Use SMD bypass capacitance with voltage rating greater then 6V, low ESR, and ESL.

#### **Layout Concerns**

The inner balls of the BGA array must be connected to GND. To aid heat dissipation, having a ground plane connecting the MAX14807 GND balls on the top layer of the PCB is recommended. Such a plane must be properly connected to the inner GND layers using multiple thermal viases

The device's high-speed pulser requires low-inductance bypass capacitors to their supply inputs. High-speed PCB trace design practices are recommended. Pay particular attention to minimize trace lengths and use sufficient trace width to reduce inductance. Use of surface-mount components is recommended.

### **Functional Diagram**



# 2.5A Octal Five-Level Digital Pulsers

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	
MAX14987EXP+CKR	-40°C to +85°C	228 BGA	
MAX14987EXP+	-40°C to +85°C	228 BGA	

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

### **Chip Information**

PROCESS: BiCMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.analog.com/packages">www.analog.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.
228 BGA	X22860+3	21-1047

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/15	Initial release	_
1	6/15	Removed future product designation from MAX14987EXP+	4, 5, 9, 10, 24
2	4/16	Changed Input Setup Time Differential and Input Hold Time Differential units	12

