**FEATURES**

- Complete Solution in <1cm²
- Wide Input Voltage Range: 3.6V to 20V
- 3.3V Input Compatible with V_{IN} Tied to INTVCC
- 0.6V to 5.5V Output Voltage
- Dual 2.5A (3A Peak) or Single 5A Output Current
- ±1.5% Maximum Total Output Voltage Regulation
- Error Over Load, Line and Temperature
- Current Mode Control, Fast Transient Response
- External Frequency Synchronization
- Multiphase Parallelable with Current Sharing
- Output Voltage Tracking and Soft-Start Capability
- Selectable Burst Mode® Operation
- Overvoltage Input and Overtemperature Protection
- Power Good Indicators
- 6.25mm × 6.25mm × 1.82mm LGA and 6.25mm × 6.25mm × 2.42mm BGA Packages

**DESCRIPTION**

The LTM®4622 is a complete dual 2.5A step-down switching mode µModule® (powermodule) regulator in a tiny ultrathin 6.25mm × 6.25mm × 1.82mm LGA and 6.25mm × 6.25mm × 2.42mm BGA packages. Included in the package are the switching controller, power FETs, inductor and support components. Operating over an input voltage range of 3.6V to 20V, the LTM4622 supports an output voltage range of 0.6V to 5.5V, set by a single external resistor. Its high efficiency design delivers dual 2.5A continuous, 3A peak, output current. Only a few ceramic input and output capacitors are needed.

The LTM4622 supports selectable Burst Mode operation and output voltage tracking for supply rail sequencing. Its high switching frequency and current mode control enable a very fast transient response to line and load changes without sacrificing stability.

Fault protection features include input overvoltage, output overcurrent and ovetemperature protection.

The LTM4622 is available with SnPb (BGA) or RoHS compliant terminal finish.

All registered trademarks and trademarks are the property of their respective owners.

**APPLICATIONS**

- General Purpose Point-of-Load Conversion
- Telecom, Networking and Industrial Equipment
- Medical Diagnostic Equipment
- Test and Debug Systems

**TYPICAL APPLICATION**

1.5V and 1V Dual Output DC/DC Step-Down µModule Regulator

![TYPICAL APPLICATION Diagram](image)

1.5V Output Efficiency vs Load Current

![Graph](image)

For more information [www.analog.com](http://www.analog.com)
**ABSOLUTE MAXIMUM RATINGS** (Note 1)

VIN1, VIN2 ................................................... –0.3V to 22V  
VOUT ............................................................. –0.3V to 6V  
PGOOD1, PGOOD2 ..................................... –0.3V to 18V  
RUN1, RUN2 .................................... –0.3V to VIN + 0.3V  
INTVCC, TRACK/SS1, TRACK/SS2 ............ –0.3V to 3.6V  
SYNC/MODE, COMP1, COMP2, FB1, FB2 ............................................... –0.3V to INTVCC  

Operating Internal Temperature Range  
(Note 2) .................................................. –40°C to 125°C  
Storage Temperature Range .................. –55°C to 125°C  
Peak Solder Reflow Body Temperature .......... 260°C

**PIN CONFIGURATION**  
(See Pin Functions, Pin Configuration Table)

**ORDER INFORMATION**

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>PAD OR BALL FINISH</th>
<th>PART MARKING*</th>
<th>PACKAGE TYPE</th>
<th>MSL RATING</th>
<th>TEMPERATURE RANGE (Note 2)</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTM4622EV#PBF</td>
<td>Au (RoHS)</td>
<td>LTM4622V</td>
<td>LGA</td>
<td>4</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTM4622IV#PBF</td>
<td>Au (RoHS)</td>
<td>LTM4622V</td>
<td>LGA</td>
<td>4</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTM4622EY#PBF</td>
<td>SAC305 (RoHS)</td>
<td>LTM4622Y</td>
<td>BGA</td>
<td>4</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTM4622IY#PBF</td>
<td>SAC305 (RoHS)</td>
<td>LTM4622Y</td>
<td>BGA</td>
<td>4</td>
<td>–40°C to 125°C</td>
</tr>
<tr>
<td>LTM4622IY</td>
<td>SnPb (63/37)</td>
<td>LTM4622Y</td>
<td>BGA</td>
<td>4</td>
<td>–40°C to 125°C</td>
</tr>
</tbody>
</table>

• Device temperature grade is indicated by a label on the shipping container.  
• Pad or ball finish code is per IPC/JEDEC J-STD-609.  
• BGA Package and Tray Drawings

• This product is not recommended for second side reflow. This product is moisture sensitive. For more information, go to Recommended BGA PCB Assembly and Manufacturing Procedures.
### ELECTRICAL CHARACTERISTICS

The \( \bullet \) denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel at \( T_A = 25^\circ C, V_{IN1} = V_{IN2} = 12V \), unless otherwise noted per the typical application shown in Figure 24.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN1} )</td>
<td>Input DC Voltage</td>
<td></td>
<td>3.6</td>
<td>20</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{IN2} )</td>
<td>Input DC Voltage</td>
<td>3.6V &lt; ( V_{IN1} &lt; 20V )</td>
<td></td>
<td>1.5</td>
<td>20</td>
<td>V</td>
</tr>
<tr>
<td>( V_{IN3,3} )</td>
<td>3.3V Input DC Voltage</td>
<td>( V_{IN1} = V_{IN2} = INTVCC )</td>
<td>3.1</td>
<td>3.3</td>
<td>3.5</td>
<td>V</td>
</tr>
<tr>
<td>( V_{OUT(RANGE)} )</td>
<td>Output Voltage Range</td>
<td>( V_{IN1} = V_{IN2} = 3.6V ) to 20V</td>
<td>0.6</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{OUT(DC)} )</td>
<td>Output Voltage, Total Variation with Line and Load</td>
<td>( C_{IN} = 22\mu F, C_{OUT} = 100\mu F ) Ceramic, ( R_{FB} = 40.2k, ) ( MODE = INTVCC, V_{IN1} = V_{IN2} = 3.6V ) to 20V, ( I_{OUT} = 0A ) to 2.5A</td>
<td>1.477</td>
<td>1.50</td>
<td>1.523</td>
<td>V</td>
</tr>
<tr>
<td>( V_{RUN} )</td>
<td>RUN Pin On Threshold</td>
<td>RUN Threshold Rising</td>
<td>1.20</td>
<td>1.27</td>
<td>1.35</td>
<td>V</td>
</tr>
<tr>
<td>( I_{Q(VIN)} )</td>
<td>Input Supply Bias Current</td>
<td>( I_{IN1} = I_{IN2} = 12V, V_{OUT} = 1.5V, MODE = GND )</td>
<td>11</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>( I_{OUT(DC)} )</td>
<td>Output Continuous Current Range</td>
<td>( I_{IN1} = I_{IN2} = 12V, V_{OUT} = 1.5V ) (Note 3)</td>
<td>500</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OUT} )</td>
<td>Line Regulation Accuracy</td>
<td>( V_{OUT} = 1.5V, V_{IN1} = V_{IN2} = 3.6V ) to 20V, ( I_{OUT} = 0A )</td>
<td>0.01</td>
<td>0.1</td>
<td>%/V</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OUT} )</td>
<td>Load Regulation Accuracy</td>
<td>( V_{OUT} = 1.5V, I_{OUT} = 0A ) to 2.5A</td>
<td>0.2</td>
<td>1.0</td>
<td>%</td>
<td></td>
</tr>
<tr>
<td>( V_{OUT(AC)} )</td>
<td>Output Ripple Voltage</td>
<td>( I_{OUT} = 0A, C_{OUT} = 100\mu F ) Ceramic, ( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>5</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OUT(START)} )</td>
<td>Turn-On Overshoot</td>
<td>( I_{OUT} = 0A, C_{OUT} = 100\mu F ) Ceramic, ( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>30</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( I_{START} )</td>
<td>Turn-On Time</td>
<td>( C_{OUT} = 100\mu F ) Ceramic, No Load, TRACK/SS = 0.01µF, ( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>4.3</td>
<td></td>
<td>ms</td>
<td></td>
</tr>
<tr>
<td>( \Delta V_{OUTLS} )</td>
<td>Peak Deviation for Dynamic Load</td>
<td>Load: 0% to 50% to 0% of Full Load, ( C_{OUT} = 100\mu F ) Ceramic, ( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>100</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( I_{SETTLE} )</td>
<td>Settling Time for Dynamic Load</td>
<td>Load: 0% to 50% to 0% of Full Load, ( C_{OUT} = 100\mu F ) Ceramic, ( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>20</td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>( I_{OUTPK} )</td>
<td>Output Current Limit</td>
<td>( V_{IN1} = V_{IN2} = 12V, V_{OUT} = 1.5V )</td>
<td>3</td>
<td>4</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>( V_{FB} )</td>
<td>Voltage at FB Pin</td>
<td>( I_{OUT} = 0A, V_{OUT} = 1.5V )</td>
<td>0.592</td>
<td>0.60</td>
<td>0.608</td>
<td>V</td>
</tr>
<tr>
<td>( R_{FBHI} )</td>
<td>Resistor Between ( V_{OUT} ) and FB Pins</td>
<td></td>
<td>60.00</td>
<td>60.40</td>
<td>60.80</td>
<td>kΩ</td>
</tr>
<tr>
<td>( I_{TRACK/SS} )</td>
<td>Track Pin Soft-Start Pull-Up Current</td>
<td>TRACK/SS = 0V</td>
<td>1.4</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>( I_{SS} )</td>
<td>Internal Soft-Start Time</td>
<td>10% to 90% Rise Time (Note 4)</td>
<td>400</td>
<td>700</td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>( I_{ON(MIN)} )</td>
<td>Minimum On-Time</td>
<td>(Note 4)</td>
<td>20</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( I_{OFF(MIN)} )</td>
<td>Minimum Off-Time</td>
<td>(Note 4)</td>
<td>45</td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>( V_{PGOOD} )</td>
<td>PGOOD Trip Level</td>
<td>( V_{FB} ) With Respect to Set Output ( V_{FB} ) Ramping Negative ( V_{FB} ) Ramping Positive</td>
<td>–8</td>
<td>–14</td>
<td>%</td>
<td></td>
</tr>
</tbody>
</table>

For more information [www.analog.com](http://www.analog.com)
**ELECTRICAL CHARACTERISTICS**  The ● denotes the specifications which apply over the full internal operating temperature range (Note 2). Specified as each individual output channel at $T_A = 25^\circ$C, $V_{IN1} = V_{IN2} = 12$V, unless otherwise noted per the typical application shown in Figure 24.

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{PGOOD}$</td>
<td>PGOOD Pull-Down Resistance</td>
<td>1mA Load</td>
<td>20</td>
<td></td>
<td></td>
<td>Ω</td>
</tr>
<tr>
<td>$V_{INTVCC}$</td>
<td>Internal $V_{CC}$ Voltage</td>
<td>$V_{IN1} = V_{IN2} = 3.6$V to 20V</td>
<td>3.1</td>
<td>3.3</td>
<td>3.5</td>
<td>V</td>
</tr>
<tr>
<td>$V_{INTVCC}$ Load Reg</td>
<td>INTVCC Load Regulation</td>
<td>$I_{CC} = 0$mA to 50mA</td>
<td>1.3</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$f_{OSC}$</td>
<td>Oscillator Frequency</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>$f_{SYNC}$</td>
<td>Frequency Sync Range</td>
<td>With Respect to Set Frequency</td>
<td>±30</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>$I_{MODE}$</td>
<td>MODE Input Current</td>
<td>MODE = INTVCC</td>
<td>−1.5</td>
<td></td>
<td></td>
<td>μA</td>
</tr>
</tbody>
</table>

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTM4622 is tested under pulsed load conditions such that $T_J = T_A$. The LTM4622E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the full −40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4622I is guaranteed to meet specifications over the full −40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

**Note 3:** See output current derating curves for different $V_{IN}$, $V_{OUT}$ and $T_A$.

**Note 4:** 100% tested at wafer level.

**Note 5:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.
TYPICAL PERFORMANCE CHARACTERISTICS

Efficiency vs Load Current
- at 5VIN
- at 12VIN
- at 3.3VIN

Burst Mode Efficiency,
12VIN, 1.5VOUT

1V Output Transient Response

1.2V Output Transient Response

1.5V Output Transient Response

1.8V Output Transient Response

2.5V Output Transient Response

For more information www.analog.com
TYPICAL PERFORMANCE CHARACTERISTICS

3.3V Output Transient Response

- **VOUT**: 100mV/DIV
- **AC-COUPLED**
- **LOAD STEP**: 1A/DIV
- **VIN**: 12V
- **VOUT**: 3.3V
- **F_S**: 2MHz
- **OUTPUT CAPACITOR**: $1 \times 47\mu F$ CERAMIC
- **LOAD STEP**: 1.25A TO 2.5A

5V Output Transient Response

- **VOUT**: 100mV/DIV
- **AC-COUPLED**
- **LOAD STEP**: 1A/DIV
- **VIN**: 12V
- **VOUT**: 5V
- **F_S**: 2.5MHz
- **OUTPUT CAPACITOR**: $1 \times 47\mu F$ CERAMIC
- **LOAD STEP**: 1.25A TO 2.5A

Start-Up with No Load Current Applied

- **SW**: 10V/DIV
- **VOUT**: 1V/DIV
- **RUN**: 10V/DIV
- **VIN**: 12V
- **VOUT**: 1.8V
- **F_S**: 1MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC
- **SOFT-START CAP**: 0.1µF

Start-Up with 2.5A Load Current Applied

- **SW**: 10V/DIV
- **VOUT**: 1V/DIV
- **RUN**: 10V/DIV
- **VIN**: 12V
- **VOUT**: 1.8V
- **F_S**: 1MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC

Recover from Short-Circuit with No Load Current Applied

- **SW**: 10V/DIV
- **VOUT**: 1V/DIV
- **I_IN**: 2A/DIV
- **VIN**: 12V
- **VOUT**: 1.8V
- **F_S**: 1MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC

Short-Circuit with No Load Current Applied

- **SW**: 10V/DIV
- **VOUT**: 1V/DIV
- **I_IN**: 5A/DIV
- **VIN**: 12V
- **VOUT**: 1.8V
- **F_S**: 1MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC

Steady-State Output Voltage Ripple

- **VOUT**: 10mV/DIV
- **AC-COUPLED**
- **F_S**: 10MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC

Start-Up into Pre-Biased Output

- **SW**: 10V/DIV
- **VOUT**: 1V/DIV
- **RUN**: 10V/DIV
- **VIN**: 12V
- **VOUT**: 1.8V
- **F_S**: 1MHz
- **INPUT CAPACITOR**: $1 \times 22\mu F$
- **OUTPUT CAPACITOR**: $1 \times 22\mu F + 1 \times 47\mu F$ CERAMIC

For more information visit www.analog.com
PIN FUNCTIONS

V_{IN1} (D3, E2), V_{IN2} (A2, B3): Power Input Pins. Apply input voltage between these pins and GND pins. Recommend placing input decoupling capacitance directly between BOTH V_{IN1} and V_{IN2} pins and GND pins. Please note the module internal control circuitry is running off V_{IN1}. Channel 2 will not work without a voltage higher that 3.6V present at V_{IN1}.

GND (C1 to C2, B5, D5): Power Ground Pins for Both Input and Output Returns.

INTV_{CC} (C3): Internal 3.3V Regulator Output. The internal power drivers and control circuits are powered from this voltage. This pin is internally decoupled to GND with a 2.2µF low ESR ceramic capacitor. No additional external decoupling capacitor needed.

SYNC/MODE (C5): Mode Select and External Synchronization Input. Tie this pin to ground to force continuous synchronous operation at all output loads. Floating this pin or tying it to INTV_{CC} enables high efficiency Burst Mode operation at light loads. Drive this pin with a clock to synchronize the LTM4622 switching frequency. An internal phase-locked loop will force the bottom power NMOS's turn on signal to be synchronized with the rising edge of the clock signal. When this pin is driven with a clock, forced continuous mode is automatically selected.

V_{OUT1} (D1, E1), V_{OUT2} (A1, B1): Power Output Pins of Each Switching Mode Regulator. Apply output load between these pins and GND pins. Recommend placing output decoupling capacitance directly between these pins and GND pins.

FREQ (C4): Frequency is set internally to 1MHz. An external resistor can be placed from this pin to GND to increase frequency, or from this pin to INTV_{CC} to reduce frequency. See the Applications Information section for frequency adjustment.

RUN1 (D2), RUN2 (B2): Run Control Input of Each Switching Mode Regulator Channel. Enables chip operation by tying RUN above 1.27V. Tying this pin below 1V shuts down the specific regulator channel. Do not float this pin.

PGOOD1 (D4), PGOOD2 (B4): Output Power Good with Open-Drain Logic of Each Switching Mode Regulator Channel. PGOOD is pulled to ground when the voltage on the FB pin is not within ±8% (typical) of the internal 0.6V reference.

TRACK/SS1 (E3), TRACK/SS2 (A3): Output Tracking and Soft-Start Pin of Each Switching Mode Regulator Channel. It allows the user to control the rise time of the output voltage. Putting a voltage below 0.6V on this pin bypasses the internal reference input to the error amplifier, instead it servos the FB pin to the TRACK voltage. Above 0.6V, the tracking function stops and the internal reference resumes control of the error amplifier. There’s an internal 1.4µA pull-up current from INTV_{CC} on this pin, so putting a capacitor here provides soft-start function. A default internal soft-start ramp forces a minimum soft-start time of 400µs.

FB1 (E4), FB2 (A4): The Negative Input of the Error Amplifier for Each Switching Mode Regulator Channel. Internally, this pin is connected to V_{OUT} with a 60.4k precision resistor. Different output voltages can be programmed with an additional resistor between FB and GND pins. In PolyPhase® operation, tying the FB pins together allows for parallel operation. See the Applications Information section for details.

COMP1 (E5), COMP2 (A5): Current Control Threshold and Error Amplifier Compensation Point of Each Switching Mode Regulator Channel. The current comparator’s trip threshold is linearly proportional to this voltage, whose normal range is from 0.3V to 1.8V. Tie the COMP pins together for parallel operation. The device is internal compensated. Do not drive this pin.
DECOUPLING REQUIREMENTS

<table>
<thead>
<tr>
<th>SYMBOL</th>
<th>PARAMETER</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>CIN</td>
<td>External Input Capacitor Requirement</td>
<td>(I_{\text{OUT}} = 2.5\text{A})</td>
<td>4.7</td>
<td>10</td>
<td></td>
<td>µF</td>
</tr>
<tr>
<td>COUT</td>
<td>External Output Capacitor Requirement</td>
<td>(I_{\text{OUT}} = 2.5\text{A})</td>
<td>22</td>
<td>47</td>
<td></td>
<td>µF</td>
</tr>
</tbody>
</table>

Figure 1. Simplified LTM4622 Block Diagram
OPERATION

The LTM4622 is a dual output standalone non-isolated switch mode DC/DC power supply. It can deliver two 2.5A DC, 3A peak output current with few external input and output ceramic capacitors. This module provides dual precisely regulated output voltage programmable via two external resistor from 0.6V to 5.5V over 3.6V to 20V input voltage range. With INTVCC tied to VIN, this module is able to operate from 3.3V input. The typical application schematic is shown in Figure 24.

The LTM4622 contains an integrated controlled on-time valley current mode regulator, power MOSFETs, inductor, and other supporting discrete components. The default switching frequency is 1MHz. For output voltages between 2.5V and 5.5V, an external resistor is required between FREQ and GND pins to set the operating frequency to higher frequency to optimize inductor current ripple. For switching noise-sensitive applications, the switching frequency can be adjusted by external resistors and the μModule regulator can be externally synchronized to a clock within ±30% of the set frequency. See the Applications Information section.

With current mode control and internal feedback loop compensation, the LTM4622 module has sufficient stability margins and good transient performance with a wide range of output capacitors, even with all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limiting. An internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a ±8% window around the regulation point. Furthermore, an input overvoltage protection been utilized by shutting down both power MOSFETs when VIN rises above 22.5V to protect internal devices.

Multiphase operation can be easily employed by connecting SYNC pin to an external oscillator. Up to 6 phases can be paralleled to run simultaneously a good current sharing guaranteed by current mode control loop.

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both power MOSFETs and most of the internal control circuitry. At light load currents, Burst Mode operation can be enabled to achieve higher efficiency compared to continuous mode (CCM) by setting MODE pin to INTVCC. The TRACK/SS pin is used for power supply tracking and soft-start programming. See the Applications Information section.

APPLICATIONS INFORMATION

The typical LTM4622 application circuit is shown in Figure 24. External component selection is primarily determined by the input voltage, the output voltage and the maximum load current. Refer to Table 7 for specific external capacitor requirements for a particular application.

VIN to VOUT Step-Down Ratios

There are restrictions in the maximum VIN and VOUT step down ratio that can be achieved for a given input voltage due to the minimum off-time and minimum on-time limits of the regulator. The minimum off-time limit imposes a maximum duty cycle which can be calculated as

\[ D_{\text{MAX}} = 1 - t_{\text{OFF(MIN)}} \cdot f_{\text{SW}} \]

where \( t_{\text{OFF(MIN)}} \) is the minimum off-time, 45ns typical for LTM4622, and \( f_{\text{SW}} \) is the switching frequency. Conversely the minimum on-time limit imposes a minimum duty cycle of the converter which can be calculated as

\[ D_{\text{MIN}} = t_{\text{ON(MIN)}} \cdot f_{\text{SW}} \]

where \( t_{\text{ON(MIN)}} \) is the minimum on-time, 20ns typical for LTM4622. In the rare cases where the minimum duty cycle is surpassed, the output voltage will still remain in regulation, but the switching frequency will decrease from its programmed value. Note that additional thermal derating may be applied. See the Thermal Considerations and Output Current Derating section in this data sheet.
APPLICATIONS INFORMATION

Output Voltage Programming

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 60.4k 0.5% internal feedback resistor connects VOUT and FB pins together. Adding a resistor RFB from FB pin to GND programs the output voltage:

\[ RFB = \frac{0.6V}{VOUT - 0.6V} \times 60.4k \]

Table 1. VFB Resistor Table vs Various Output Voltages

<table>
<thead>
<tr>
<th>VOUT (V)</th>
<th>0.6</th>
<th>1.0</th>
<th>1.2</th>
<th>1.5</th>
<th>1.8</th>
<th>2.5</th>
<th>3.3</th>
<th>5.0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RFB (k)</td>
<td>OPEN</td>
<td>90.9</td>
<td>60.4</td>
<td>40.2</td>
<td>30.1</td>
<td>19.1</td>
<td>13.3</td>
<td>8.25</td>
</tr>
</tbody>
</table>

Please note that for 2.5 to 5V output, a higher operating frequency is required to optimize inductor current ripple. See Operating Frequency section.

For parallel operation of N-channels LTM4622, the following equation can be used to solve for RFB:

\[ RFB = \frac{0.6V}{VOUT - 0.6V} \times 60.4k \times N \]

Input Decoupling Capacitors

The LTM4622 module should be connected to a low AC-impedance DC source. For each regulator channel, one piece 4.7µF input ceramic capacitor is required for RMS ripple current decoupling. Bulk input capacitor is only needed when the input source impedance is compromised by long inductive leads, traces or not enough source capacitance. The bulk capacitor can be an electrolytic aluminum capacitor and polymer capacitor.

Without considering the inductor current ripple, for each output, the RMS current of the input capacitor can be estimated as:

\[ I_{CIN}(RMS) = \frac{I_{OUT(MAX)}}{\eta \%} \times \sqrt{D \times (1-D)} \]

where \( \eta \% \) is the estimated efficiency of the power module.

Output Decoupling Capacitors

With an optimized high frequency, high bandwidth design, only single piece of 22µF low ESR output ceramic capacitor is required for each LTM4622 output to achieve low output voltage ripple and very good transient response. Additional output filtering may be required by the system designer, if further reduction of output ripples or dynamic transient spikes is required. Table 6 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 1.25A (50%) load step transient. Multiphase operation will reduce effective output ripple as a function of the number of phases. Application Note 77 discusses this noise reduction versus output ripple current cancellation, but the output capacitance will be more a function of stability and transient response. The Analog Devices, Inc. LTpowerCAD® Design Tool is available to download online for output ripple, stability and transient response analysis and calculating the output ripple reduction as the number of phases implemented increases by N times.

Burst Mode Operation

In applications where high efficiency at intermediate current are more important than output voltage ripple, Burst Mode operation could be used by connecting SYNC/MODE pin to INTVCC to improve light load efficiency. In Burst Mode operation, a current reversal comparator (IREV) detects the negative inductor current and shuts off the bottom power MOSFET, resulting in discontinuous operation and increased efficiency. Both power MOSFETs will remain off and the output capacitor will supply the load current until the COMP voltage rises above the zero current level to initiate another cycle.

Force Continuous Current Mode (CCM) Operation

In applications where fixed frequency operation is more critical than low current efficiency, and where the lowest output ripple is desired, forced continuous operation should be used. Forced continuous operation can be enabled by tying the SYNC/MODE pin to GND. In this mode, inductor current is allowed to reverse during low output loads, the COMP voltage is in control of the current comparator threshold throughout, and the top MOSFET always turns on with each oscillator pulse. During startup, forced continuous mode is disabled and inductor current is prevented from reversing until the LTM4622’s output voltage is in regulation.
APPLICATIONS INFORMATION

Operating Frequency

The operating frequency of the LTM4622 is optimized to achieve the compact package size and the minimum output ripple voltage while still keeping high efficiency. The default operating frequency is internally set to 1MHz. In most applications, no additional frequency adjusting is required.

If any operating frequency other than 1MHz is required by application, the operating frequency can be increased by adding a resistor, RFSET, between the FREQ pin and GND, as shown in Figure 26. The operating frequency can be calculated as:

\[ f_{Hz} = \frac{3.2e11}{324k || RFSET (\Omega)} \]

Please note a minimum switching frequency is required for given VIN, VOUT operating conditions to keep a maximum peak-to-peak inductor ripple current below 1.2A for the LTM4622.

The peak-to-peak inductor ripple current can be calculated as:

\[ \Delta I_{P-P} = \frac{V_{OUT}}{\mu H} \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \cdot \frac{1}{f_{SW}(MHz)} \]

The maximum 1.2A peak-to-peak inductor ripple current is enforced due to the nature of the valley current mode control to maintain output voltage regulation at no load.

To reduce switching current ripple, 1.5MHz to 2.5MHz operating frequency is required for 2.5V to 5.5V output with RFSET to GND.

<table>
<thead>
<tr>
<th>VOUT</th>
<th>0.6V to 1.8V</th>
<th>2.5V</th>
<th>3.3V</th>
<th>5V</th>
</tr>
</thead>
<tbody>
<tr>
<td>fSW</td>
<td>1MHz</td>
<td>1.5MHz</td>
<td>2MHz</td>
<td>2.5MHz</td>
</tr>
<tr>
<td>RFSET</td>
<td>Open</td>
<td>649kΩ</td>
<td>324kΩ</td>
<td>215kΩ</td>
</tr>
</tbody>
</table>

The operating frequency can also be decreased by adding a resistor between the FREQ pin and INTVCC, calculated as:

\[ f_{Hz} = 1MHz - \frac{5.67e11}{RFSET (\Omega)} \]

The programmable operating frequency range is from 800kHz to 4MHz.

Frequency Synchronization

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of the external clock. The external clock frequency range must be within ±30% around the set operating frequency. A pulse detection circuit is used to detect a clock on the SYNC/MODE pin to turn on the phase-locked loop. The pulse width of the clock has to be at least 100ns. The clock high level must be above 2V and clock low level below 0.3V. The presence of an external clock will place both regulator channels into forced continuous mode operation. During the start-up of the regulator, the phase-locked loop function is disabled.

Multiphase Operation

For output loads that demand more than 2.5A of current, two outputs in the LTM4622 or even multiple LTM4622s can be paralleled to run out of phase to provide more output current without increasing input and output voltage ripples.

A multiphase power supply significantly reduces the amount of ripple current in both the input and output capacitors. The RMS input ripple current is reduced by, and the effective ripple frequency is multiplied by, the number of phases used (assuming that the input voltage is greater than the number of phases used times the output voltage). The output ripple amplitude is also reduced by the number of phases used when all of the outputs are tied together to achieve a single high output current design.

The two switching mode regulator channels inside the LTM4622 are internally set to operate 180° out of phase. Multiple LTM4622s could easily operate 90 degrees, 60 degrees or 45 degrees shift which corresponds to 4-phase, 6-phase or 8-phase operation by letting SYNC/MODE of the LTM4622 synchronize to an external multiphase oscillator like LTC®6902. Figure 2 shows a 4-phase design example for clock phasing.
The LTM4622 device is an inherently current mode controlled device, so parallel modules will have very good current sharing. This will balance the thermals on the design. Please tie RUN, TRACK/SS, FB and COMP pin of each paralleling channel together. Figure 28 shows an example of parallel operation and pin connection.

**INPUT RMS Ripple Current Cancellation**

Application Note 77 provides a detailed explanation of multiphase operation. The input RMS ripple current cancellation mathematical derivations are presented, and a graph is displayed representing the RMS ripple current reduction as a function of the number of interleaved phases. Figure 3 shows this graph.

**Soft-Start and Output Voltage Tracking**

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on the TRACK/SS pin will program the ramp rate of the output voltage. An internal 1.4\(\mu\)A current source will charge up the external soft-start capacitor towards INTVCC voltage. When the TRACK/SS voltage is below 0.6V, it will take over the internal 0.6V reference voltage to control the output voltage. The total soft-start time can be calculated as:

\[
t_{SS} = 0.6 \cdot \frac{C_{SS}}{1.4\mu A}
\]

where \(C_{SS}\) is the capacitance on the TRACK/SS pin. Current foldback and force continuous mode are disabled during the soft-start process.

The LTM4622 has internal 400\(\mu\)s soft-start time when TRACK/SS leave floating.

Output voltage tracking can also be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. Figure 4 and
APPLICATIONS INFORMATION

Figure 5 show an example waveform and schematic of a Ratiometric tracking where the slave regulator’s output slew rate is proportional to the master’s.

Since the slave regulator’s TRACK/SS is connected to the master’s output through a $R_{TR(TOP)}/R_{TR(BOT)}$ resistor divider and its voltage used to regulate the slave output voltage when TRACK/SS voltage is below 0.6V, the slave output voltage and the master output voltage should satisfy the following equation during the start-up.

$$V_{OUT(SL)} \cdot \frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} = V_{OUT(MA)} \cdot \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$

The $R_{FB(SL)}$ is the feedback resistor and the $R_{TR(TOP)}/R_{TR(BOT)}$ is the resistor divider on the TRACK/SS pin of the slave regulator, as shown in Figure 5.

Following the upper equation, the master’s output slew rate (MR) and the slave’s output slew rate (SR) in Volts/Time is determined by:

$$\frac{MR}{SR} = \frac{R_{FB(SL)}}{R_{TR(TOP)} + R_{TR(BOT)}}$$

For example, $V_{OUT(MA)} = 1.5V$, $MR = 1.4V/1ms$ and $V_{OUT(SL)} = 1.2V$, $SR = 1.2V/1ms$. From the equation, we could solve out that $R_{TR(TOP)} = 60.4k$ and $R_{TR(BOT)} = 40.2k$ is a good combination for the Ratiometric tracking.

The TRACK pins will have the 1.5µA current source on when a resistive divider is used to implement tracking on that specific channel. This will impose an offset on the TRACK pin input. Smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 60.4k is used then a 6.04k can be used to reduce the TRACK pin offset to a negligible value.

The Coincident output tracking can be recognized as a special Ratiometric output tracking which the master’s output slew rate (MR) is the same as the slave’s output slew rate (SR), as waveform shown in Figure 6.
APPLICATIONS INFORMATION

From the equation, we could easily find out that, in the Coincident tracking, the slave regulator’s TRACK/SS pin resistor divider is always the same as its feedback divider.

\[
\frac{R_{FB(SL)}}{R_{FB(SL)} + 60.4k} = \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}}.
\]

For example, \(R_{TR(TOP)} = 60.4k\) and \(R_{TR(BOT)} = 60.4k\) is a good combination for Coincident tracking for \(V_{OUT(MA)} = 1.5V\) and \(V_{OUT(SL)} = 1.2V\) application.

### Power Good

The PGOOD pins are open drain pins that can be used to monitor valid output voltage regulation. This pin monitors a ±8% window around the regulation point. A resistor can be pulled up to a particular supply voltage for monitoring. To prevent unwanted PGOOD glitches during transients or dynamic \(V_{OUT}\) changes, the LTM4622’s PGOOD falling edge includes a blanking delay of approximately 40µs.

### Stability compensation

The LTM4622 module internal compensation loop is designed and optimized for low ESR ceramic output capacitors only application. Table 7 is provided for most application requirements. The LTPowerCAD Design Tool is available to down for control loop optimization.

### RUN Enable

Pulling the RUN pin to ground forces the LTM4622 into its shutdown state, turning off both power MOSFETs and most of its internal control circuitry. Trying the RUN pin voltage above 1.27V will turn on the entire chip.

### Low Input Application

The LTM4622 is capable to run from 3.3V input when the \(V_{IN}\) pin is tied to INTVCC pin. See Figure 27 for the application circuit. Please note the INTVCC pin has 3.6V ABS MAX voltage rating.

### Pre-Biased Output Start-Up

There may be situations that require the power supply to start up with a pre-bias on the output capacitors. In this case, it is desirable to start up without discharging that output pre-bias. The LTM4622 can safely power up into a pre-biased output without discharging it.

The LTM4622 accomplishes this by forcing discontinuous mode (DCM) operation until the TRACK/SS pin voltage reaches 0.6V reference voltage. This will prevent the BG from turning on during the pre-biased output start-up which would discharge the output.

### Overtemperature Protection

The internal overtemperature protection monitors the junction temperature of the module. If the junction temperature reaches approximately 160°C, both power switches will be turned off until the temperature drops about 15°C cooler.

### Input Overvoltage Protection

In order to protect the internal power MOSFET devices against transient voltage spikes, the LTM4622 constantly monitors each \(V_{IN}\) pin for an overvoltage condition. When \(V_{IN}\) rises above 22.5V, the regulator suspends operation by shutting off both power MOSFETs on the corresponding channel. Once \(V_{IN}\) drops below 21.5V, the regulator immediately resumes normal operation. The regulator executes its soft-start function when exiting an overvoltage condition.

### Thermal Considerations and Output Current Derating

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD51-9 and are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation, and correlation to hardware evaluation performed on a µModule package mounted to a hardware test
APPLICATIONS INFORMATION

Figure 7. Graphical Representation of JESD 51-12 Thermal Coefficients

1. \( \theta_{JA} \), the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

2. \( \theta_{JCBottom} \), the thermal resistance from junction to ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

3. \( \theta_{JCtop} \), the thermal resistance from junction to top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of \( \theta_{JCBottom} \), this value may be useful for comparing packages but the test conditions don’t generally match the user’s application.

4. \( \theta_{JB} \), the thermal resistance from junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the µModule and into the board, and is really the sum of the \( \theta_{JCBottom} \) and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.
A graphical representation of the aforementioned thermal resistances is given in Figure 7; blue resistances are contained within the μModule regulator, whereas green resistances are external to the μModule.

As a practical matter, it should be clear to the reader that no individual or sub-group of the four thermal resistance parameters defined by JESD 51-12 or provided in the Pin Configuration section replicates or conveys normal operating conditions of a μModule. For example, in normal board-mounted applications, never does 100% of the device’s total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the μModule—as the standard defines for $\theta_{JC\text{top}}$ and $\theta_{JC\text{bottom}}$, respectively. In practice, power loss is thermally dissipated in both directions away from the package—granted, in the absence of a heat sink and airflow, a majority of the heat flow is into the board.

Within a SIP (system-in-package) module, be aware there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled-environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet: (1) Initially, FEA software is used to accurately build the mechanical geometry of the μModule and the specified PCB with all of the correct material coefficients along with accurate power loss source definitions; (2) this model simulates a software-defined JEDEC environment consistent with JESD51-12 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDEC-defined thermal resistance values; (3) the model and FEA software is used to evaluate the μModule with heat sink and airflow; (4) having solved for and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermo-couples within a controlled-environment chamber while operating the device at the same power loss as that which was simulated. An outcome of this process and due-diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory test have been performed and correlated to the μModule model, then the $\theta_{JB}$ and $\theta_{BA}$ are summed together to correlate quite well with the μModule model with no airflow or heat sinking in a properly define chamber. This $\theta_{JB} + \theta_{BA}$ value is shown in the Pin Configuration section and should accurately equal the $\theta_{JA}$ value because approximately 100% of power loss...
APPLICATIONS INFORMATION

Figure 11. 3.3V Output Power Loss

Figure 12. 5V Output Power Loss

Figure 13. 5V to 1V Derating Curve, No Heat Sink

Figure 14. 12V to 1V Derating Curve, No Heat Sink

Figure 15. 5V to 1.5V Derating Curve, No Heat Sink

Figure 16. 12V to 1.5V Derating Curve, No Heat Sink

Figure 17. 5V to 2.5V Derating Curve, No Heat Sink

Figure 18. 12V to 2.5V Derating Curve, No Heat Sink

Figure 19. 5V to 3.3V Derating Curve, No Heat Sink
APPLICATIONS INFORMATION

Table 2. 1V Output

<table>
<thead>
<tr>
<th>DERATING CURVE</th>
<th>V_IN (V)</th>
<th>POWER LOSS CURVE</th>
<th>AIR FLOW (LFM)</th>
<th>HEAT SINK</th>
<th>θ_JA(°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 13, Figure 14</td>
<td>5, 12</td>
<td>Figure 8</td>
<td>0</td>
<td>None</td>
<td>19 – 20</td>
</tr>
<tr>
<td>Figure 13, Figure 14</td>
<td>5, 12</td>
<td>Figure 8</td>
<td>200</td>
<td>None</td>
<td>17 – 18</td>
</tr>
<tr>
<td>Figure 13, Figure 14</td>
<td>5, 12</td>
<td>Figure 8</td>
<td>400</td>
<td>None</td>
<td>17 – 18</td>
</tr>
</tbody>
</table>

Table 3. 1.5V Output

<table>
<thead>
<tr>
<th>DERATING CURVE</th>
<th>V_IN (V)</th>
<th>POWER LOSS CURVE</th>
<th>AIR FLOW (LFM)</th>
<th>HEAT SINK</th>
<th>θ_JA(°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 15, Figure 16</td>
<td>5, 12</td>
<td>Figure 9</td>
<td>0</td>
<td>None</td>
<td>19 – 20</td>
</tr>
<tr>
<td>Figure 15, Figure 16</td>
<td>5, 12</td>
<td>Figure 9</td>
<td>200</td>
<td>None</td>
<td>17 – 18</td>
</tr>
<tr>
<td>Figure 15, Figure 16</td>
<td>5, 12</td>
<td>Figure 9</td>
<td>400</td>
<td>None</td>
<td>17 – 18</td>
</tr>
</tbody>
</table>

Table 4. 2.5V Output

<table>
<thead>
<tr>
<th>DERATING CURVE</th>
<th>V_IN (V)</th>
<th>POWER LOSS CURVE</th>
<th>AIR FLOW (LFM)</th>
<th>HEAT SINK</th>
<th>θ_JA(°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 17, Figure 18</td>
<td>5, 12</td>
<td>Figure 10</td>
<td>0</td>
<td>None</td>
<td>19 – 20</td>
</tr>
<tr>
<td>Figure 17, Figure 18</td>
<td>5, 12</td>
<td>Figure 10</td>
<td>200</td>
<td>None</td>
<td>17 – 18</td>
</tr>
<tr>
<td>Figure 17, Figure 18</td>
<td>5, 12</td>
<td>Figure 10</td>
<td>400</td>
<td>None</td>
<td>17 – 18</td>
</tr>
</tbody>
</table>

Table 5. 3.3V Output

<table>
<thead>
<tr>
<th>DERATING CURVE</th>
<th>V_IN (V)</th>
<th>POWER LOSS CURVE</th>
<th>AIR FLOW (LFM)</th>
<th>HEAT SINK</th>
<th>θ_JA(°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 19, Figure 20</td>
<td>5, 12</td>
<td>Figure 11</td>
<td>0</td>
<td>None</td>
<td>19 – 20</td>
</tr>
<tr>
<td>Figure 19, Figure 20</td>
<td>5, 12</td>
<td>Figure 11</td>
<td>200</td>
<td>None</td>
<td>17 – 18</td>
</tr>
<tr>
<td>Figure 19, Figure 20</td>
<td>5, 12</td>
<td>Figure 11</td>
<td>400</td>
<td>None</td>
<td>17 – 18</td>
</tr>
</tbody>
</table>

Table 6. 5V Output

<table>
<thead>
<tr>
<th>DERATING CURVE</th>
<th>V_IN (V)</th>
<th>POWER LOSS CURVE</th>
<th>AIR FLOW (LFM)</th>
<th>HEAT SINK</th>
<th>θ_JA(°C/W)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 21</td>
<td>12</td>
<td>Figure 12</td>
<td>0</td>
<td>None</td>
<td>19 – 20</td>
</tr>
<tr>
<td>Figure 21</td>
<td>12</td>
<td>Figure 12</td>
<td>200</td>
<td>None</td>
<td>17 – 18</td>
</tr>
<tr>
<td>Figure 21</td>
<td>12</td>
<td>Figure 12</td>
<td>400</td>
<td>None</td>
<td>17 – 18</td>
</tr>
</tbody>
</table>
### APPLICATIONS INFORMATION

**Table 7. Output Voltage Response for Each Regulator Channel vs Component Matrix (Refer to Figure 24)**

<table>
<thead>
<tr>
<th>V&lt;sub&gt;OUT&lt;/sub&gt; (V)</th>
<th>C&lt;sub&gt;IN&lt;/sub&gt; (CERAMIC)</th>
<th>C&lt;sub&gt;IN&lt;/sub&gt; (BULK)</th>
<th>C&lt;sub&gt;OUT1&lt;/sub&gt; (CERAMIC)</th>
<th>C&lt;sub&gt;OUT2&lt;/sub&gt; (BULK)</th>
<th>C&lt;sub&gt;FF&lt;/sub&gt; (pF)</th>
<th>V&lt;sub&gt;IN&lt;/sub&gt; (V)</th>
<th>DROOP (mV)</th>
<th>P-P DERIVATION (mV)</th>
<th>RECOVERY TIME (μS)</th>
<th>LOAD STEP (A)</th>
<th>LOAD STEP SLEW RATE (A/μS)</th>
<th>R&lt;sub&gt;FB&lt;/sub&gt; (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>103</td>
<td>4</td>
<td>1.25</td>
<td>10</td>
<td>90.9</td>
</tr>
<tr>
<td>1</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>52</td>
<td>10</td>
<td>1.25</td>
<td>10</td>
<td>90.9</td>
</tr>
<tr>
<td>1.2</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>113</td>
<td>4</td>
<td>1.25</td>
<td>10</td>
<td>60.4</td>
</tr>
<tr>
<td>1.2</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>56</td>
<td>10</td>
<td>1.25</td>
<td>10</td>
<td>60.4</td>
</tr>
<tr>
<td>1.5</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>131</td>
<td>8</td>
<td>1.25</td>
<td>10</td>
<td>40.2</td>
</tr>
<tr>
<td>1.5</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>61</td>
<td>14</td>
<td>1.25</td>
<td>10</td>
<td>40.2</td>
</tr>
<tr>
<td>1.8</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>150</td>
<td>8</td>
<td>1.25</td>
<td>10</td>
<td>30.1</td>
</tr>
<tr>
<td>1.8</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>67</td>
<td>16</td>
<td>1.25</td>
<td>10</td>
<td>30.1</td>
</tr>
<tr>
<td>2.5</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>184</td>
<td>8</td>
<td>1.25</td>
<td>10</td>
<td>19.1</td>
</tr>
<tr>
<td>2.5</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>78</td>
<td>20</td>
<td>1.25</td>
<td>10</td>
<td>19.1</td>
</tr>
<tr>
<td>3.3</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>200</td>
<td>12</td>
<td>1.25</td>
<td>10</td>
<td>13.3</td>
</tr>
<tr>
<td>3.3</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>78</td>
<td>35</td>
<td>1.25</td>
<td>10</td>
<td>13.3</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>0</td>
<td>1 x 47</td>
<td>0</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>309</td>
<td>12</td>
<td>1.25</td>
<td>10</td>
<td>8.25</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>0</td>
<td>1 x 10</td>
<td>150</td>
<td>0</td>
<td>5, 12</td>
<td>0</td>
<td>114</td>
<td>60</td>
<td>1.25</td>
<td>10</td>
<td>8.25</td>
</tr>
</tbody>
</table>

**For more information** [www.analog.com](http://www.analog.com)
flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The 1V, 1.5V, 2.5V, 3.3V and 5V power loss curves in Figures 8 to 12 can be used in coordination with the load current derating curves in Figures 13 to 21 for calculating an approximate $\theta_{JA}$ thermal resistance for the LTM4622 (in two-phase single output operation) with no heat sinking and various airflow conditions. The power loss curves are taken at room temperature, and are increased with multiplicative factors of 1.35 assuming junction temperature at 120°C. The derating curves are plotted with the output current starting at 5A and the ambient temperature at 40°C. These output voltages are chosen to include the lower and higher output voltage ranges for correlating the thermal resistance. Thermal models are derived from several temperature measurements in a controlled temperature chamber along with thermal modeling analysis. The junction temperatures are monitored while ambient temperature is increased with and without airflow. The power loss increase with ambient temperature change is factored into the derating curves. The junctions are maintained at 120°C maximum while lowering output current or power with increasing ambient temperature. The decreased output current will decrease the internal module loss as ambient temperature is increased. The monitored junction temperature of 120°C minus the ambient operating temperature specifies how much module temperature rise can be allowed. As an example in Figure 15 the load current is derated to ~3A at ~102°C with no air or heat sink and the power loss for the 5V to 1.5V at 3A output is about 0.95W. The 0.95W loss is calculated with the ~0.7W room temperature loss from the 5V to 1.5V power loss curve at 3A, and the 1.35 multiplying factor. If the 102°C ambient temperature is subtracted from the 120°C junction temperature, then the difference of 18°C divided by 0.95W equals a 19°C/W $\theta_{JA}$ thermal resistance. Table 3 specifies a 19 – 20°C/W value which is very close. Table 2 to 6 provide equivalent thermal resistances for 1V, 1.5V, 2.5V, 3.3V and 5V outputs with and without airflow. The derived thermal resistances in Table 2 to 6 for the various conditions can be multiplied by the calculated power loss as a function of ambient temperature to derive temperature rise above ambient, thus maximum junction temperature. Room temperature power loss can be derived from the efficiency curves in the Typical Performance Characteristics section and adjusted with the above ambient temperature multiplicative factors. The printed circuit board is a 1.6mm thick four layer board with two ounce copper for the two outer layers and one ounce copper for the two inner layers. The PCB dimensions are 95mm × 76mm.

Figure 22 shows a measured temperature picture of the LTM4622 with no heatsink and no airflow, from 12V input down to 3.3V and 5V output with 2.5A DC current on each.

Figure 22. Thermal Picture, 12V Input, 3.3V and 5V Output, 2.5A DC Each Output with No Air Flow and No Heat Sink
APPLICATIONS INFORMATION

SAFETY CONSIDERATIONS

The LTM4622 modules do not provide galvanic isolation from VIN to VOUT. There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure. The device does support thermal shutdown and over current protection.

LAYOUT CHECKLIST/EXAMPLE

The high integration of LTM4622 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current paths, including \( V_{IN}, \) GND, \( V_{OUT1} \), and \( V_{OUT2} \). It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the \( V_{IN}, \) PGND and \( V_{OUT} \) pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.
- To minimize the via conduction loss and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put via directly on the pad, unless they are capped or plated over.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to GND underneath the unit.
- For parallel modules, tie the \( V_{OUT}, V_{FB}, \) and COMP pins together. Use an internal layer to closely connect these pins together. The TRACK pin can be tied a common capacitor for regulator soft-start.
- Bring out test points on the signal pins for monitoring.

Figure 23 gives a good example of the recommended layout.
APPLICATIONS INFORMATION

Figure 24. 4Vin to 20Vin, 1V and 1.8V Output at 2.5A Design

Figure 25. 4Vin to 20Vin, 1.2V Two Phase in Parallel 5A Design

Figure 26. 8Vin to 20Vin, 3.3V and 5V Output at 2.5A with 2MHz Switching Frequency
Figure 27. 3.3V_IN, 1.5V and 1.2V Output at 2.5A Design with Output Coincident Tracking

Figure 28. 4 Phase, 1V Output at 10A Design with LTC6902
**PACKAGE DESCRIPTION**

PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG µModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY.

### LTM4622 Component LGA and BGA Pinout

<table>
<thead>
<tr>
<th>PIN ID</th>
<th>FUNCTION</th>
<th>PIN ID</th>
<th>FUNCTION</th>
<th>PIN ID</th>
<th>FUNCTION</th>
<th>PIN ID</th>
<th>FUNCTION</th>
<th>PIN ID</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>V\text{\text{OUT}}\text{2}</td>
<td>A2</td>
<td>V\text{\text{IN}}\text{2}</td>
<td>A3</td>
<td>TRACK/SS2</td>
<td>A4</td>
<td>FB2</td>
<td>A5</td>
<td>COMP2</td>
</tr>
<tr>
<td>B1</td>
<td>V\text{\text{OUT}}\text{2}</td>
<td>B2</td>
<td>RUN2</td>
<td>B3</td>
<td>V\text{\text{IN}}\text{2}</td>
<td>B4</td>
<td>PGOOD2</td>
<td>B5</td>
<td>GND</td>
</tr>
<tr>
<td>C1</td>
<td>GND</td>
<td>C2</td>
<td>GND</td>
<td>C3</td>
<td>\text{INTV}_{\text{CC}}</td>
<td>C4</td>
<td>FREQ</td>
<td>C5</td>
<td>\text{SYNC/MODE}</td>
</tr>
<tr>
<td>D1</td>
<td>V\text{\text{OUT}}\text{1}</td>
<td>D2</td>
<td>RUN1</td>
<td>D3</td>
<td>V\text{\text{IN}}\text{1}</td>
<td>D4</td>
<td>PGOOD1</td>
<td>D5</td>
<td>GND</td>
</tr>
<tr>
<td>E1</td>
<td>V\text{\text{OUT}}\text{1}</td>
<td>E2</td>
<td>V\text{\text{IN}}\text{1}</td>
<td>E3</td>
<td>TRACK/SS1</td>
<td>E4</td>
<td>FB1</td>
<td>E5</td>
<td>COMP1</td>
</tr>
</tbody>
</table>
**PACKAGE DESCRIPTION**

**LGA Package**

25-Lead (6.25mm × 6.25mm × 1.82mm)

(Reference LTC DWG # 05-08-1949 Rev Ø)

---

**DETAIL A**

- SYMBOL: A, b, D, E, e, F, G, H1, H2, aaa, bbb, eee
- MIN: 1.72, 0.60, 6.25, 1.27, 5.08, 0.27, 1.45, 0.15, 0.10, 0.15
- MAX: 1.92, 0.66, 6.65, 1.55, 5.08, 0.37, 1.50, 0.15, 0.10, 0.15
- TOTAL NUMBER OF LGA PADS: 25

---

**NOTES:**

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. LAND DESIGNATION PER JESD MO-222, SPP-010
4. DETAILS OF PAD #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PAD #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
5. PRIMARY DATUM -Z- IS SEATING PLANE
6. THE TOTAL NUMBER OF PADS: 25

---

**PACKAGE IN TRAY LOADING ORIENTATION**
### REVISION HISTORY

<table>
<thead>
<tr>
<th>REV</th>
<th>DATE</th>
<th>DESCRIPTION</th>
<th>PAGE NUMBER</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>08/15</td>
<td>Added “Single 5A” to Title and Features</td>
<td>1</td>
</tr>
<tr>
<td>B</td>
<td>01/16</td>
<td>Added BGA package</td>
<td>1, 2, 25, 26</td>
</tr>
<tr>
<td>C</td>
<td>11/16</td>
<td>Corrected equations of tracking start-up time from ( \frac{R_{TR(TOP)}}{R_{TR(TOP)} + R_{TR(BOT)}} ) to ( \frac{R_{TR(BOT)}}{R_{TR(TOP)} + R_{TR(BOT)}} )</td>
<td>13, 14</td>
</tr>
<tr>
<td>D</td>
<td>05/17</td>
<td>Changed MSL Rating from 3 to 4</td>
<td>2</td>
</tr>
<tr>
<td>E</td>
<td>01/18</td>
<td>Removed unnecessary sentence from Pre-Biased Output Start-Up section</td>
<td>14</td>
</tr>
<tr>
<td>F</td>
<td>03/18</td>
<td>Corrected ( R_{FSET} ) to GND</td>
<td>9, 11</td>
</tr>
<tr>
<td>G</td>
<td>09/18</td>
<td>Split common ( V_{IN} ) into ( V_{IN1} ) and ( V_{IN2} )</td>
<td>1, 2, 3, 7, 8, 13, 22, 23, 24</td>
</tr>
<tr>
<td>H</td>
<td>02/20</td>
<td>Added text to Operating Frequency&lt;br&gt;Changed resistors' value for LTC6902</td>
<td>11&lt;br&gt;12, 23</td>
</tr>
</tbody>
</table>
**RELATED PARTS**

<table>
<thead>
<tr>
<th>PART NUMBER</th>
<th>DESCRIPTION</th>
<th>COMMENTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>LTM4623</td>
<td>20VIN, 3A Step-Down µModule Regulator</td>
<td>4V ≤ VIN ≤ 20V, 0.6V ≤ VOUT ≤ 5.5V, PLL Input, CLKOUT, VOUT Tracking, PGOOD, 6.25mm × 6.25mm × 1.82mm LGA</td>
</tr>
<tr>
<td>LTM4624</td>
<td>14VIN, 4A Step-Down µModule Regulator</td>
<td>4V ≤ VIN ≤ 14V, 0.6V ≤ VOUT ≤ 5.5V, VOUT Tracking, PGOOD, 6.25mm × 6.25mm × 5.01mm BGA</td>
</tr>
<tr>
<td>LTM4625</td>
<td>20VIN, 5A Step-Down µModule Regulator</td>
<td>4V ≤ VIN ≤ 20V, 0.6V ≤ VOUT ≤ 5.5V, PLL Input, CLKOUT, VOUT Tracking, PGOOD, 6.25mm × 6.25mm × 5.01mm BGA</td>
</tr>
<tr>
<td>LTM4619</td>
<td>Dual 26V, 4A Step-Down µModule Regulator</td>
<td>4.5V ≤ VIN ≤ 26.5V, 0.8V ≤ VOUT ≤ 5V, PLL Input, VOUT Tracking, PGOOD, 15mm × 15mm × 2.82mm LGA</td>
</tr>
<tr>
<td>LTM4618</td>
<td>26VIN, 6A Step-Down µModule Regulator</td>
<td>4.5V ≤ VIN ≤ 26.5V, 0.8V ≤ VOUT ≤ 5V, PLL Input, VOUT Tracking, 9mm × 15mm × 4.32mm LGA</td>
</tr>
<tr>
<td>LTM4614</td>
<td>Dual 5V, 4A µModule Regulator</td>
<td>2.375V ≤ VIN ≤ 5.5V, 0.8V ≤ VOUT ≤ 5V, 15mm × 15mm × 2.82mm LGA</td>
</tr>
<tr>
<td>LTC6902</td>
<td>Multiphase Oscillator with Spread Spectrum Frequency Modulation</td>
<td></td>
</tr>
<tr>
<td>LTM4642</td>
<td>20VIN, Dual 4A, Step-Down µModule Regulator</td>
<td>4.5V ≤ VIN ≤ 20V, 0.6V ≤ VOUT ≤ 5.5V, 9mm × 11.25mm × 4.92mm BGA</td>
</tr>
<tr>
<td>LTM4631</td>
<td>Ultrathin, Dual 10A, Step-Down µModule Regulator</td>
<td>4.5V ≤ VIN ≤ 15V, 0.6V ≤ VOUT ≤ 1.8V, 16mm × 16mm × 1.91mm LGA</td>
</tr>
<tr>
<td>LTM4643</td>
<td>Ultrathin, Quad 3A, Step-Down µModule Regulator</td>
<td>4V ≤ VIN ≤ 20V, 0.6V ≤ VOUT ≤ 3.3V, 9mm × 15mm × 1.82mm LGA</td>
</tr>
</tbody>
</table>

**DESIGN RESOURCES**

<table>
<thead>
<tr>
<th>SUBJECT</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>µModule Design and Manufacturing Resources</td>
<td>Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation Tools</td>
</tr>
<tr>
<td></td>
<td>Manufacturing: • Quick Start Guide • PCB Design, Assembly and Manufacturing Guidelines • Package and Board Level Reliability</td>
</tr>
</tbody>
</table>

| µModule Regulator Products Search | 1. Sort table of products by parameters and download the result as a spread sheet. 2. Search using the Quick Power Search parametric table. |

**Digital Power System Management**

Analog Devices’ family of digital power supply management ICs are highly integrated solutions that offer essential functions, including power supply monitoring, supervision, margining and sequencing, and feature EEPROM for storing user configurations and fault logging.