

4-Channel, Transimpedance Amplifier with Output Multiplexing

FEATURES

- ▶ 600 MHz -3 dB bandwidth with 0.5 pF input capacitance
- ▶ Differential output with up to 2 V p-p swing into 100 Ω differential load
- ▶ Built-in high-speed ADC driver with output mux
- ▶ Selectable 22.2 k Ω , 16.7 k Ω , 11.1 k Ω , or 5.55 k Ω transimpedance gain
- ▶ 1.8 pA/ $\sqrt{\text{Hz}}$ to 3.7 pA/ $\sqrt{\text{Hz}}$ input current noise density 100 MHz to 600 MHz (0.5 pF)
- ▶ 65 nA RMS integrated input-referred current noise over 600 MHz (0.5 pF)
- ▶ Large linear input current range 0 μA to 90 μA
- ▶ Large transient overload current > 1 A peak
- ▶ Fast overload recovery and pulse extension: 2.5 ns
- ▶ Fast channel switching time: 10 ns
- ▶ Power dissipation (typical): 194 mW to 325 mW on 3.3 V, varies with output mode (13 mW in shutdown)
- ▶ Output mux allows multiple LTC6563DICE TIAs to create 8-, 12-, 16-, and 32-channel solutions

APPLICATIONS

- ▶ Automotive LIDAR receiver
- ▶ Industrial LIDAR receiver

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The LTC6563DICE is a low noise, 4-channel transimpedance amplifier (TIA) with 600 MHz bandwidth. The low noise, wide linear range, and low power dissipation of the TIA are ideal for light detecting and ranging (LIDAR) receivers using avalanche photodiodes and photodiodes. The amplifier features selectable 22.2 k Ω , 16.7 k Ω , 11.1 k Ω , and 5.55 k Ω transimpedance gain (R_T) and 90 μA linear input current range. Using an avalanche photodiode with a total input capacitance of 0.5 pF, the input current noise density is 1.8 pA/ $\sqrt{\text{Hz}}$ at 100 MHz and 3.7 pA/ $\sqrt{\text{Hz}}$ at 600 MHz. The LTC6563DICE consumes between 194 mW and 325 mW on a 3.3 V supply depending on output mode. The power dissipation is calculated by multiplying the typical operating supply voltage of 3.3 V by the typical 25 $^\circ\text{C}$ total supply current.

An internal 4-to-1 mux simplifies the system design. Additionally, external multiplexing capability allows channel expansion up to 64 channels, saving space and power. Fast overload recovery and fast channel switchover make the LTC6563DICE well suited for LIDAR receivers with multiple avalanche photodiodes. The built-in high-speed differential analog-to-digital (ADC) driver can swing as much as 2 V p-p while driving into 100 Ω external differential load.

Additional application and technical information can be found in the [LTC6563](#) data sheet.

TABLE OF CONTENTS

Features.....	1	Electrostatic Discharge (ESD) Ratings.....	6
Applications.....	1	ESD Caution.....	6
Functional Block Diagram.....	1	Pin Configuration and Function Descriptions.....	7
General Description.....	1	Outline Dimensions.....	9
Specifications.....	3	Die Specifications and Assembly	
AC Electrical Characteristics.....	3	Recommendations.....	9
DC Electrical Characteristics.....	4	Ordering Guide.....	9
Absolute Maximum Ratings.....	6		

REVISION HISTORY**9/2023—Revision A: Initial Version**
.....

SPECIFICATIONS

AC ELECTRICAL CHARACTERISTICS

Specifications are at $T_A = 25^\circ\text{C}$, $\text{ADJ0} = \text{ADJ1} = \text{PWRMD} = \text{OMUX} = \text{VCCI} = \text{HI} = \text{VCCO} = 3.3\text{ V}$, $\text{TILT} = \text{OFFSET} = 0\text{ V}$, common-mode voltage (V_{CM}) = 1.5 V. All other input pins are floating unless stated otherwise. V_{OUTCM} is defined as $(\text{OUT} + \overline{\text{OUT}})/2$ and V_{OUTDIFF} is defined as $(\text{OUT} - \overline{\text{OUT}})$. External differential load ($R_{\text{L_EXT}}$) = 100 Ω differential. OUT connected to TERM, and $\overline{\text{OUT}}$ connected to $\overline{\text{TERM}}$.

Table 1. AC Electrical Characteristics

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
-3 dB BANDWIDTH	200 mV _{P-P} OUT and $C_{\text{IN_TOT}} = 0.5\text{ pF}$		600		MHz
SLEW RATE	$C_{\text{IN_TOT}} = 0.5\text{ pF}$		3000		V/ μs
RISE AND FALL TIME ($t_{\text{R}}, t_{\text{F}}$)	$C_{\text{IN_TOT}} = 0.5\text{ pF}$		0.6		ns
SMALL SIGNAL TRANSIMPEDANCE (R_{T} DIFFERENTIAL)	$I_{\text{IN}} < 2\text{ }\mu\text{A p-p}$, ADJ1 = logic low, ADJ0 = logic low	4.9	5.55	6.5	k Ω
	$I_{\text{IN}} < 2\text{ }\mu\text{A p-p}$, ADJ1 = logic low, ADJ0 = logic high	9.6	11.1	12.5	k Ω
	$I_{\text{IN}} < 2\text{ }\mu\text{A p-p}$, ADJ1 = logic high, ADJ0 = logic low	14.1	16.7	18.2	k Ω
	$I_{\text{IN}} < 2\text{ }\mu\text{A p-p}$, ADJ1 = logic high, ADJ0 = logic high	18.1	22.2	23.4	k Ω
INPUT IMPEDANCE (R_{IN})	f = 100 kHz active channel		225		Ω
	f = 100 kHz inactive channel		409		Ω
INTERNAL DIFFERENTIAL TERMINATION IMPEDANCE ($R_{\text{TERM_DIFF}}$)	Measured from TERM to $\overline{\text{TERM}}$		100		Ω
INPUT CURRENT NOISE DENSITY (I_{N})	f = 100 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		1.8		pA/ $\sqrt{\text{Hz}}$
	f = 200 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		2.3		pA/ $\sqrt{\text{Hz}}$
	f = 300 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		2.5		pA/ $\sqrt{\text{Hz}}$
	f = 400 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		3		pA/ $\sqrt{\text{Hz}}$
	f = 500 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		3.4		pA/ $\sqrt{\text{Hz}}$
	f = 600 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		3.7		pA/ $\sqrt{\text{Hz}}$
INTEGRATED INPUT CURRENT NOISE	f = 0.1 MHz to 100 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		19		nA RMS
	f = 0.1 MHz to 200 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		27		nA RMS
	f = 0.1 MHz to 300 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		36		nA RMS
	f = 0.1 MHz to 400 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		45		nA RMS
	f = 0.1 MHz to 500 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		55		nA RMS
	f = 0.1 MHz to 600 MHz, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		65		nA RMS
OVERLOAD RECOVERY AND PULSE EXTENTION (t_{RECOVER})	$I_{\text{IN}} = -4\text{ mA}$, $C_{\text{IN_TOT}} = 0.5\text{ pF}$		2.5		ns
CHANNEL SWITCHING TIME ($t_{\text{CH_SWITCH}}$)	Any channel to any channel		10		ns
OUTPUT MUX SWITCHING TIME ($t_{\text{OMUX_SWITCH}}$)	OMUX		20		ns
CHANNEL TO CHANNEL ISOLATION (ISOLATION)	400 MHz, PWRMD = logic low, selected channel to any unselected channel		48		dB

SPECIFICATIONS

DC ELECTRICAL CHARACTERISTICS

Specifications are at $T_A = 25^\circ\text{C}$, $\text{ADJ0} = \text{ADJ1} = \text{PWRMD} = \text{OMUX} = \text{VCCI} = \text{HI} = \text{VCCO} = 3.3\text{ V}$, $\text{TILT} = \text{OFFSET} = 0\text{ V}$, and common-mode voltage (V_{CM}) = 1.5 V. All other input pins are floating, unless stated otherwise. V_{OUTCM} is defined as $(\text{OUT} + \overline{\text{OUT}})/2$, and V_{OUTDIFF} is defined as $(\text{OUT} - \overline{\text{OUT}})$. External differential load ($R_{\text{L_EXT}}$) = 100 Ω differential. OUT connected to TERM, and $\overline{\text{OUT}}$ connected to $\overline{\text{TERM}}$.

Table 2. DC Electrical Characteristics

Parameter	Test Conditions/Comment	Min	Typ	Max	Unit
IN1, IN2, IN3, and IN4 PINS					
Input Bias Voltage (V_{IN})	Active channel		0.8		V
	Inactive channel		0.7		V
DC Input Current Range (I_{IN})	TILT = 0 V		40		μA
	TILT = 3.3 V		90		μA
OUT AND $\overline{\text{OUT}}$ PINS					
Default Output Common-Mode Voltage ($V_{\text{OCM_DEFAULT}}$)	ADJ1 = logic low, ADJ0 = logic low		0.9		V
Differential Output Offset Voltage (V_{OOD})	$I_{\text{IN}} = 0\ \mu\text{A}$	-75	± 10	+75	mV
Differential Output Voltage Swing ($V_{\text{SWINGDIFF}}$)	$I_{\text{IN}} = 0$ to $-200\ \mu\text{A}$, TILT = 3.3 V	1.13	1.50		V p-p
	$I_{\text{IN}} = 0$ to $-90\ \mu\text{A}$, TILT = 3.3 V, $R_{\text{L_EXT}} = 75\ \Omega$ SE on each output with center grounded		2.4		V p-p
Output Voltage Swing Low (V_{OUTLOW})	Single-ended measurement, $I_{\text{IN}} = 0$ to $-200\ \mu\text{A}$, TILT = 3.3 V		1.02		V
Output Voltage Swing High (V_{OUTHIGH})	Single-ended measurement, $I_{\text{IN}} = 0$ to $-200\ \mu\text{A}$, TILT = 3.3 V		2.2		V
Output Voltage Compliance ($V_{\text{COMPLIANCE}}$)	Single-ended measurement, $I_{\text{IN}} = 0$ to $-200\ \mu\text{A}$, TILT = 3.3 V	2.0	$V_{\text{CCO}} - 1$		V
OUTPUT COMMON-MODE VOLTAGE CONTROL (CM PIN)					
Common-Mode Voltage Gain, CM to Differential OUT (A_{CM})	$V_{\text{CM}} = 1.5\text{ V}$ to 1.7 V	0.95	1	1.05	V/V
Default Common-Mode Voltage ($V_{\text{CM_DEFAULT}}$)			0.9		V
Common-Mode Offset Voltage ($V_{\text{CM_OS}}$)	$V_{\text{OUTCM}} - V_{\text{CM}}$	-50	+10	+20	mV
V_{OUTCM} Minimum Voltage ($V_{\text{OUTCM_MIN}}$)	$V_{\text{CM}} = 0\text{ V}$, ADJ1 = logic low, ADJ0 = logic low		0.38	0.43	V
V_{OUTCM} Maximum Voltage ($V_{\text{OUTCM_MAX}}$)	$V_{\text{CM}} = 2.6\text{ V}$, ADJ1 = logic high, ADJ0 = logic high	2.2	2.3		V
Common-Mode Input Resistance (R_{CM})			16.3		k Ω
Common-Mode Input Capacitance (C_{CM})			1.5		pF
OUTPUT CLAMPING (HI PIN) ¹					
Default HI Voltage ($V_{\text{HI_DEFAULT}}$)			1.8		V
High-Side Clamp Offset Voltage ($V_{\text{HI_VOS}}$)	$V_{\text{OUT(MAX)}} - V_{\text{HI}}$, HI = 1.7 V, $I_{\text{IN}} = -200\ \mu\text{A}$	-160	-65	+25	mV
Low-Side Clamp Offset Voltage ($V_{\text{LO_VOS}}$)	$V_{\text{OUT(MIN)}} - (2 \times V_{\text{CM}} - V_{\text{HI}})$, HI = 1.7 V, $I_{\text{IN}} = -200\ \mu\text{A}$	-50	+50	+150	mV
HI Input Impedance (R_{HI})			13.6		k Ω
HI Input Capacitance (C_{HI})			1.5		pF
INPUT CURRENT CANCELLATION (OFFSET PIN)					
Default OFFSET Voltage ($V_{\text{OFFSET_DEFAULT}}$)			0		V
Minimum Input Cancellation Current ($I_{\text{CANCEL_MIN}}$)	$V_{\text{OFFSET}} = 0\text{ V}$		0		μA
Maximum Input Cancellation Current ($I_{\text{CANCEL_MAX}}$)	$V_{\text{OFFSET}} = 3.3\text{ V}$, TILT = 3.3 V	200	240		μA
OFFSET Transconductance (OFFSET Voltage to Input Offset Current) (G_{OFFSET})	$V_{\text{OFFSET}} = 0.2\text{ V}$ to 0.4 V , $I_{\text{IN}} = -40\ \mu\text{A}$	-145	-110	-75	$\mu\text{A/V}$
OFFSET Impedance (R_{OFFSET})			6.6		k Ω
Offset Voltage to Output Settling ($t_{\text{S_OFFSET}}$)	1% of final value, $I_{\text{IN}} = -40\ \mu\text{A}$		100		ns
OUTPUT OFFSET (TILT PIN)					
Default TILT Voltage ($V_{\text{TILT_DEFAULT}}$)			2		mV
TILT Slope, TILT to Differential Out (A_{TILT})	$V_{\text{TILT}} = 0.2\text{ V}$ to 0.4 V	-1.25	-1	-0.7	V/V
TILT Input Impedance (R_{TILT})			22.7		k Ω

SPECIFICATIONS

Table 2. DC Electrical Characteristics (Continued)

Parameter	Test Conditions/Comment	Min	Typ	Max	Unit
ADJ0, ADJ1, CHSEL0, AND CHSEL1 PINS WITH INTERNAL PULL-DOWN RESISTORS					
Input Low Voltage (V_{IL})				0.8	V
Input High Voltage (V_{IH})		2.4			V
Input Low Current (I_{IL})	Pin voltage = 0.8 V		3.8		μ A
Input High Current (I_{IH})	Pin voltage = 2.4 V		7.2		μ A
Pin Input Capacitance (C_{IN})			1.5		pF
Pin Input Impedance (R_{IN})	To GND		218		k Ω
OMUX AND PWRMD PINS WITH INTERNAL PULL-UP RESISTORS					
Input Low Voltage (V_{IL})				0.8	V
Input High Voltage (V_{IH})		2.4			V
Input Low Current (I_{IL})	Pin voltage = 0.8 V		-12		μ A
Input High Current (I_{IH})	Pin voltage = 2.4 V		-8.6		μ A
Pin Input Capacitance (C_{IN})			1.5		pF
Pin Input Impedance (R_{IN})	To VCCI		208		k Ω
POWER SUPPLY					
Operating Supply Range (V_S)		3.15	3.3	3.45	V
Input Supply Current (I_{VCCI})	Any adjust setting	27.8	34	39.4	mA
Input Supply Current ($I_{VCCI_SHUTDOWN}$)	PWRMD = OMUX = logic low		4.5	5.5	mA
Output Supply Current (I_{VCCO})	ADJ1 = logic high, ADJ0 = logic high $V_{CM} = 1.50$ V	49.4	64.5	81	mA
	ADJ1 = logic high, ADJ0 = logic low $V_{CM} = 1.25$ V		51.5	64.9	mA
	ADJ1 = logic low, ADJ0 = logic high $V_{CM} = 1.0$ V		38	48	mA
	ADJ1 = logic low, ADJ0 = logic low $V_{CM} = 0.75$ V		24.5	30.8	mA
Output Supply Current ($I_{VCCO_SHUTDOWN}$)	PWRMD = OMUX = logic low		0.1	0.2	mA
Total Supply Current ($I_{S(VCCI)} + I_{S(VCCO)}$) (I_S)	ADJ1 = logic high, ADJ0 = logic high $V_{CM} = 1.50$ V		98.5	120.4	mA
	ADJ1 = logic high, ADJ0 = logic high $V_{CM} = 1.25$ V		85.5	104.3	mA
	ADJ1 = logic low, ADJ0 = logic high $V_{CM} = 1.0$ V		72	87.4	mA
	ADJ1 = logic low, ADJ0 = logic low $V_{CM} = 0.75$ V		58.5	70.2	mA
Total Supply Current ($I_{S(VCCI)} + I_{S(VCCO)}$) ($I_{S_SHUTDOWN}$)	PWRMD = OMUX = logic low		4.6	5.8	mA
Input Power Supply Rejection Ratio ($\Delta V_{OUT} / \Delta V_{CCI}$) (PSRR(V_{CCI}))	VCCI = 3.15 V to 3.45 V, VCCO = 3.3 V	33	36		dB
Output Power Supply Rejection Ratio ($\Delta V_{OUT} / \Delta V_{CCO}$) (PSRR(V_{CCO}))	VCCO = 3.15 V to 3.45 V, VCCI = 3.3 V	35	38		dB

¹ Set the HI pin voltage to be at least 0.2 V higher than the V_{CM} .

ABSOLUTE MAXIMUM RATINGS

Table 3. Absolute Maximum Ratings

Parameter	Rating
Total Supply Voltage	
VCCI to GND	3.6 V
VCCO to GND	3.6 V
Input Current (CHSEL0, CHSEL1, ADJ0, ADJ1, PWRMD, OMUX, CM, HI, OFFSET, TILT)	±10 mA
Amplifier Inputs (IN1, IN2, IN3, IN4)	
Voltage	-0.3 V to +3.6 V
Current	+10 µA to -400 mA RMS
Current ¹	-1 A transient
Amplifier Outputs (OUT, $\overline{\text{OUT}}$)	
Voltage	-0.3 V to +3.6 V
Current	±100 mA
Amplifier Output Termination (TERM, $\overline{\text{TERM}}$)	
Voltage	-0.3 V to +3.6 V
Current	-72 mA to +6 mA
Temperature	
Operating Range	-40°C to +125°C
Storage Range	-65°C to +150°C
T _j	150°C

¹ This parameter is specified by design and/or characterization and is not tested in production. Refer to LTC6563 Data Sheet Operation for additional information.

Stressed above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect device reliability.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

ESD Ratings for LTC6563DICE

Table 4. LTC6563DICE, 24-Pad Bare Die [CHIP]

ESD Model	Withstand Threshold (V)	Class
HBM	2000	2

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pad Configuration

Table 5. Pad Configuration Descriptions

Pad No.	X-axis (μm)	Y-axis (μm)	Mnemonic	Description
1	-303.2	+417.9	CHSEL1	MSB and LSB for Channel Selection. The CHSEL1 pin is CMOS input with internal 218 k Ω pull-down resistors to GND.
2	-303.2	+302.9	VCCO	Positive Power Supply for the Output Stage. Typically, 3.3 V. Tie the VCCO pin to the VCCI pin for single-supply operation. Use a series ferrite bead, such as the MPZ1005A331ETD25, and place bypass capacitors of 680 pF and 0.1 μF as closely as possible between the V_{CCO} and GND.
3	-303.2	+187.9	CHSEL0	MSB and LSB for Channel Selection. The CHSEL0 pin is CMOS input with internal 218 k Ω pull-down resistors to GND.
4	-303.2	+72.9	OFFSET	Input Offset Adjust. The OFFSET pin accepts a voltage input that controls current sources on each input pin. These current sources can be used to cancel DC currents flowing into the detector. The OFFSET pin has an internal pull-down resistor to GND.
5	-303.2	-72.9	TILT	Output Differential Offset. The voltage on the TILT pin controls the output differential offset. The TILT pin has an internal 22.7 k Ω pull-down resistor to GND.
6	-303.2	-187.9	GND	Negative Power Supply. Typically tied to ground. All GND pins and the EPAD must be tied to the same voltage.
7	-303.2	-302.9	IN1	Transimpedance Amplifier Input Pin for Channel 1. The active channel is internally biased to 0.8 V.
8	-303.2	-417.9	GND	Negative Power Supply. Typically tied to ground. All GND pins and the EPAD must be tied to the same voltage.
9	-172.5	-546.2	IN2	Transimpedance Amplifier Input Pin for Channel 2. The active channel is internally biased to 0.8 V.
10	-57.5	-546.2	ADJ0	LSB and MSB for Output Gain and Current Adjusts. The ADJ0 pin sets the output stage quiescent current and current gain. The LSB and MSB are CMOS inputs with internal 218 k Ω pull-down resistors to GND.
11	+57.5	-546.2	ADJ1	LSB and MSB for Output Gain and Current Adjusts. The ADJ1 pin sets the output stage quiescent current and current gain. The LSB and MSB are CMOS inputs with internal 218 k Ω pull-down resistors to GND.
12	+172.5	-546.2	IN3	Transimpedance Amplifier Input Pin for Channel 3. The active channel is internally biased to 0.8 V.
13	+303.2	-417.9	GND	Negative Power Supply. Typically tied to ground. All GND pins and the EPAD must be tied to the same voltage.
14	+303.2	-302.9	IN4	Transimpedance Amplifier Input Pin for Channel 4. The active channel is internally biased to 0.8 V.
15	+303.2	-187.9	GND	Negative Power Supply. Typically tied to ground. All GND pins and the EPAD must be tied to the same voltage.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 5. Pad Configuration Descriptions (Continued)

Pad No.	X-axis (μm)	Y-axis (μm)	Mnemonic	Description
16	+303.2	-72.9	PWRMD	Power Mode. A CMOS input for controlling the power consumption. The PWRMD pin has a 208 k Ω internal pull-up resistor to V_{CCI} . Default value is 3.3 V.
17	+303.2	+72.9	VCCI	Positive Power Supply for the Input Stages. Typically, 3.3 V. Use a series ferrite bead, such as the MPZ1005A331ETD25, and place bypass capacitors of 680 pF and 0.1 μF as closely to the part as possible between V_{CCI} and GND.
18	+303.2	+187.9	OMUX	Output MUX. The OMUX pin is a CMOS input for controlling the output multiplexing function. The OMUX pin has internal 208 k Ω pull-up resistor to V_{CCI} . Default value is 3.3 V.
19	+303.2	+302.9	CM	Output Common Mode Reference Voltage. The voltage on this pin sets the output common-mode voltage level. On a 3.3 V supply, the CM pin floats to a default 0.9 V. The CM pin has an input impedance of 16.3 k Ω . Bypass the CM pin with a high-quality ceramic capacitor of at least 0.01 μF .
20	+303.2	+417.9	HI	High-Side Clamp Voltage. The voltage applied to the HI pin sets the upper voltage limit to $\overline{\text{OUT}}$ and OUT pins. The HI voltage also limits the lower voltage swing on both output pins to $2 V_{\text{CM}}$ to HI for symmetrical clamping around the CM voltage. On a 3.3 V supply, the HI pin floats to a default 1.8 V. The HI pin has an input impedance of 13.6 k Ω . Bypass the HI pin with a high-quality ceramic capacitor of at least 0.01 μF .
21	+172.5	+546.2	$\overline{\text{OUT}}$	Differential Output. For voltage mode output, connect $\overline{\text{OUT}}$ to $\overline{\text{TERM}}$ and OUT to TERM. For current mode output or when using external load resistors, float $\overline{\text{TERM}}$ and TERM.
22	+57.5	+546.2	$\overline{\text{TERM}}$	Internal Termination. The $\overline{\text{TERM}}$ pin has a 50 Ω load resistor coupled to GND and is connected to the differential output pins.
23	-57.5	+546.2	TERM	Internal Termination. The TERM pin has a 50 Ω load resistor coupled to GND and is connected to the differential output pins.
24	-172.5	+546.2	OUT	Differential Output. For voltage mode output, connect $\overline{\text{OUT}}$ to $\overline{\text{TERM}}$ and OUT to TERM. For current mode output or when using external load resistors, float $\overline{\text{TERM}}$ and TERM.
Die Bottom				Backside of Die. Must be tied to the same voltage as all GND pins and have multiple via holes to the underlying ground plane for low inductance and improved heat transfer.

OUTLINE DIMENSIONS




Figure 3. 24-Pad Bare Die [CHIP]
(C-24-6)
Dimensions shown in millimeters

DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 6. Die Specifications

Parameter	Value	Unit
Chip Size	910 × 1395	μm
Scribe Line Width	80 × 80	μm
Die Size Maximum	830 × 1315	μm
Die Thickness	200 ± 25	μm
Bond Pad Size	100 × 100	μm
Minimum Bond Pad Opening Size	82 × 82	μm
Bond Pad Composition	Aluminum (Al) and Copper (Cu) 0.5%	%
Backside Metal	None	N/A ¹
Passivation	0.2 SiO ₂ + 0.7 SiN	μm
Overcoat	Polyimide-5	μm
Die Marker	6563	N/A ¹
Substrate Bias	Ground	V

¹ N/A stands for not applicable.

Table 7. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Adhesive—conductive epoxy
Bonding Method	Thermosonic gold ball bonding (1.0 mil gold wire)
Bonding Sequence	Unspecified

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Package Quantity
LTC6563DICE	−40°C to +125°C	24-Pad Bare Die [CHIP]	C-24-6	Waffle Pack, 270

¹ RoHS Compliant Part.