



FEATURES

- 4 A peak drive output capability
- Output power device resistance: $<1\ \Omega$
- Desaturation protection
 - Isolated desaturation fault reporting
 - Soft shutdown on fault
- Miller clamp output with gate sense input
- Isolated fault and ready functions
- Low propagation delay: 75 ns typical
- Minimum pulse width: 50 ns
- Operating temperature range: -40°C to $+125^\circ\text{C}$
- Output voltage range up to 35 V
- Input voltage range from 2.5 V to 6 V
- Output and input UVLO
- Creepage distance: 8 mm minimum
- 100 kV/ μs CMTI
- 20 year lifetime for TBD V rms or TBD V dc working voltage
- Safety and regulatory approvals (pending)
 - TBD kV ac for 1 minute per UL 1577
 - CSA Component Acceptance Notice 5A
 - DIN V VDE V 0884-11
 - $V_{IORM} = 1500\ \text{V}$ (TBD) peak (reinforced/basic)

APPLICATIONS

- SiC/MOSFET/IGBT gate drivers
- PV inverters
- Motor drives
- Power supplies

GENERAL DESCRIPTION

The ADuM4146 is a single-channel gate driver specifically optimized for driving silicon carbide (SiC) metal-oxide semiconductor field effect transistors (MOSFETs). Analog Devices, Inc., *iCoupler*® technology provides isolation between the input signal and the output gate drive.

The ADuM4146 includes a Miller clamp to provide robust SiC turn off with a single-rail supply when the gate voltage drops below 2 V. Operation with unipolar or bipolar secondary supplies is possible with or without the Miller clamp operation.

The Analog Devices chip scale transformers also provide isolated communication of control information between the high voltage and low voltage domains of the chip. Information on the status of the chip can be read back from dedicated outputs. Control of resetting the device after a fault on the secondary side is performed on the primary side of the device.

Integrated onto the ADuM4146 is a desaturation detection circuit that provides protection against high voltage short-circuit SiC operation. The desaturation protection contains noise reducing features, such as a 300 ns masking time after a switching event to mask voltage spikes due to initial turn on. An internal 500 μA current source allows low device count, and the internal blanking switch allows the addition of an external current source if more noise immunity is needed.

The secondary undervoltage lockout (UVLO) is set to 11.5 V with common SiC levels taken into consideration.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. PrA

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	ESD Caution	7
Applications	1	Pin Configuration and Function Descriptions	8
General Description	1	Typical Performance Characteristics	9
Functional Block Diagram	1	Applications Information	12
Specifications	3	PCB Layout	12
Electrical Characteristics	3	Propagation Delay Related Parameters.....	12
Package Characteristics	5	Protection Features	12
Regulatory Information.....	5	Power Dissipation	14
Insulation and Safety Related Specifications	5	Insulation Lifetime.....	14
DIN V VDE V 0884-11 Insulation Characteristics	6	Typical Application.....	15
Recommended Operating Conditions	6	Outline Dimensions.....	17
Absolute Maximum Ratings	7		

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

Low-side voltages referenced to V_{SS1} . High-side voltages referenced to GND_2 , $2.5\text{ V} \leq V_{DD1} \leq 6\text{ V}$, $12\text{ V} \leq V_{DD2} \leq 35\text{ V}$, and $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$. All minimum and maximum specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at $T_J = 25^\circ\text{C}$, $V_{DD1} = 5.0\text{ V}$, and $V_{DD2} = 15\text{ V}$.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
DC SPECIFICATIONS						
High-Side Power Supply						
Input Voltage						
V_{DD2}	V_{DD2}	12		35	V	$V_{DD2} - V_{SS2} \leq 35\text{ V}$
V_{SS2}	V_{SS2}	-15		0	V	
Input Current, Quiescent						Ready high
V_{DD2}	$I_{DD2(Q)}$		3.62	4.37	mA	
V_{SS2}	$I_{SS2(Q)}$		4.82	6.21	mA	
Logic Supply						
V_{DD1} Input Voltage	V_{DD1}	2.5		6	V	
Input Current	I_{DD1}					
Output Low			1.78	2.17	mA	Output signal low
Output High			4.78	5.89	mA	Output signal high
Logic Inputs (V_{I+} , V_{I-} , $\overline{\text{RESET}}$)						
Input Current (V_{I+} , V_{I-} Only)	I_I	-1	+0.01	+1	μA	
Logic High Input Voltage	V_{IH}	$0.7 \times V_{DD1}$			V	$2.5\text{ V} \leq V_{DD1} - V_{SS1} \leq 5\text{ V}$
		3.5			V	$V_{DD1} - V_{SS1} > 5\text{ V}$
Logic Low Input Voltage	V_{IL}			$0.3 \times V_{DD1}$	V	$2.5\text{ V} \leq V_{DD1} - V_{SS1} \leq 5\text{ V}$
				1.5	V	$V_{DD1} - V_{SS1} > 5\text{ V}$
$\overline{\text{RESET}}$ Internal Pull-Down	$R_{\overline{\text{RESET_PD}}}$		300		k Ω	
UVLO						
V_{DD1} Positive Going Threshold	V_{DD1UV+}		2.43	2.5	V	
V_{DD1} Negative Going Threshold	V_{DD1UV-}	2.2	2.34		V	
V_{DD1} Hysteresis	V_{DD1UVH}		0.09		V	
V_{DD2} Positive Going Threshold	V_{DD2UV+}		11.5	12.0	V	
V_{DD2} Negative Going Threshold	V_{DD2UV-}	10.4	11.1		V	
V_{DD2} Hysteresis	V_{DD2UVH}		0.4		V	
$\overline{\text{FAULT}}$ Pull-Down FET Resistance	$R_{\overline{\text{FAULT_PD_FET}}}$		11	50	Ω	Tested at 5 mA
READY Pull-Down FET Resistance	$R_{\text{RDY_PD_FET}}$		11	50	Ω	Tested at 5 mA
Desaturation (DESAT)						
Desaturation Detect Comparator Voltage	$V_{\text{DESAT_TH}}$	8.73	9.2	9.61	V	
Internal Current Source	$I_{\text{DESAT_SRC}}$	481	537	593	μA	
Thermal Shutdown (TSD)						
TSD Positive Edge	$T_{\text{TSD_POS}}$		155		$^\circ\text{C}$	
TSD Hysteresis	$T_{\text{TSD_HYST}}$		20		$^\circ\text{C}$	
Miller Clamp Voltage Threshold	$V_{\text{CLP_TH}}$	1.75	2	2.25	V	Referenced to V_{SS2}
Pull-Down Negative Metal-Oxide Semiconductor (NMOS) On Resistance	$R_{\text{DSON_N}}$		315	625	m Ω	Tested at 250 mA
			318	625	m Ω	Tested at 1 A
Pull-Up Positive Metal-Oxide Semiconductor (PMOS) On Resistance	$R_{\text{DSON_P}}$		471	975	m Ω	Tested at 250 mA
			479	975	m Ω	Tested at 1 A
Soft Shutdown NMOS	$R_{\text{DSON_FAULT}}$		10.2	22	Ω	Tested at 250 mA

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Internal Miller Clamp Resistance Peak Current	$R_{\text{DSON_MILLER}}$		1.1 4.61	2.75	Ω A	Tested at 100 mA $V_{\text{DD2}} = 12 \text{ V}$, 2 Ω gate resistance
SWITCHING SPECIFICATIONS						
Pulse Width ¹	PW	50			ns	Load capacitance (C_L) = 2 nF, $V_{\text{DD2}} = 15 \text{ V}$, external gate resistance in the on path ($R_{\text{GON}})^2 =$ external gate resistance in the off path ($R_{\text{GOFF}})^2 = 3.9 \Omega$
RESET Debounce	$t_{\text{DEB_RESET}}$	500	615	700	ns	
Propagation Delay ³	$t_{\text{DHL}}, t_{\text{DLH}}$	TBD	75	TBD	ns	$C_L = 2 \text{ nF}$, $V_{\text{DD2}} = 15 \text{ V}$, $R_{\text{GON}}^2 = R_{\text{GOFF}}^2 = 3.9 \Omega$
Propagation Delay Skew ⁴	t_{PSK}			15	ns	$C_L = 2 \text{ nF}$, $R_{\text{GON}}^2 = R_{\text{GOFF}}^2 = 3.9 \Omega$, $V_{\text{DD1}} = 5 \text{ V}$ to 6 V
Output Rise and Fall Time (10% to 90%)	t_r/t_f	11	16	27	ns	$C_L = 2 \text{ nF}$, $V_{\text{DD2}} = 15 \text{ V}$, $R_{\text{GON}}^2 = R_{\text{GOFF}}^2 = 3.9 \Omega$
Blanking Capacitor Discharge Switch Masking	$t_{\text{DESAT_DELAY}}$	213	312	529	ns	
Time to Report Desaturation Fault to FAULT Pin	t_{REPORT}		1.2	2.2	μs	
Common-Mode Transient Immunity (CMTI)	$ \text{CM} $				kV/ μs	
Static CMTI ⁵		100				Common mode voltage ($V_{\text{CM}} = 1500 \text{ V}$)
Dynamic CMTI ⁶		100				$V_{\text{CM}} = 1500 \text{ V}$

¹ The minimum pulse width is the shortest pulse width at which the specified timing parameter is guaranteed.

² See the Power Dissipation section.

³ t_{DLH} propagation delay is measured from the time of the input rising logic high threshold, V_{IH} , to the output rising 10% threshold of the V_{OUTX} signal. t_{DHL} propagation delay is measured from the input falling logic low threshold, V_{IL} , to the output falling 90% threshold of the V_{OUTX} signal. See Figure 20 for waveforms of propagation delay parameters.

⁴ t_{PSK} is the magnitude of the worst case difference in t_{DLH} and/or t_{DHL} that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions. See Figure 20 for waveforms of propagation delay parameters.

⁵ Static CMTI is defined as the largest dv/dt between V_{SS1} and V_{SS2} , with inputs held either high or low, such that the output voltage remains either above $0.8 \times V_{\text{DD2}}$ for output high or 0.8 V for output low. Operation with transients above recommended levels can cause momentary data upsets.

⁶ Dynamic CMTI is defined as the largest dv/dt between V_{SS1} and V_{SS2} with the switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

PACKAGE CHARACTERISTICS

Table 2.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Resistance (Input Side to High-Side Output) ¹	R _{I-O}		10 ¹²		Ω	
Capacitance (Input Side to High-Side Output) ¹	C _{I-O}		2.0		pF	
Input Capacitance	C _I		4.0		pF	
Junction to Ambient Thermal Resistance	θ _{JA}		TBD		°C/W	4-layer printed circuit board (PCB)
Junction to Case Thermal Resistance	θ _{JC}		TBD		°C/W	4-layer PCB

¹ The ADuM4146 is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

REGULATORY INFORMATION

The ADuM4146 is pending approval by the organizations listed in Table 3.

Table 3.

UL (Pending)	CSA (Pending)	VDE (Pending)
Recognized under UL 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice 5A	Certified according to VDE0884-11 ²
Single Protection, TBD V rms Isolation Voltage	Basic insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2, TBD V rms (1103 V peak) maximum working voltage Reinforced Insulation per CSA 60950-1-07+A1+A2 and IEC 60950-1, second edition, +A1+A2, TBD V rms (551 V peak) maximum working voltage	Reinforced insulation, TBD V peak Basic insulation, TBD V peak
File TBD	File TBD	File TBD

¹ In accordance with UL 1577, each ADuM4146 is proof tested by applying an insulation test voltage ≥ 6000 V rms for 1 second (current leakage detection limit = 10 μA).

² In accordance with DIN V VDE V 0884-11, each ADuM4146 is proof tested by applying an insulation test voltage ≥ 1590 V peak for 1 second (partial discharge detection limit = 5 pC).

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		TBD	V rms	1 minute duration
Minimum External Air Gap (Clearance)	L(I01)	8 min TBD	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	8 min TBD	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		TBD min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>600	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		I		Material Group

DIN V VDE V 0884-11 INSULATION CHARACTERISTICS

This isolator is suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits.

Table 5. VDE Characteristics

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110 For Rated Mains Voltage ≤ 150 V rms For Rated Mains Voltage ≤ 300 V rms For Rated Mains Voltage ≤ 400 V rms			I to IV I to III I to II	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		V_{IORM}	TBD	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	TBD	V peak
Input to Output Test Voltage, Method A After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	TBD	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	TBD	V peak
Highest Allowable Overvoltage		V_{IOTM}	TBD	V peak
Surge Isolation Voltage		V_{IOSM}	TBD	V peak
Safety Limiting Values	$V_{PEAK} = 12.8$ kV, 1.2 μ s rise time, 50 μ s, 50% fall time Maximum value allowed in the event of a failure (see Figure 2)			
Maximum Junction Temperature		T_S	150	$^{\circ}$ C
Safety Total Dissipated Power		P_S	TBD	W
Insulation Resistance at T_S	Voltage between the input and output (V_{IO}) = 500 V	R_S	$>10^9$	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-11

RECOMMENDED OPERATING CONDITIONS**Table 6.**

Parameter	Value
Ambient Operating Temperature (T_A) Range	-40° C to $+125^{\circ}$ C
Supply Voltages	
V_{DD1} ¹	2.5 V to 6 V
V_{DD2} ²	12 V to 35 V
$V_{DD2} - V_{SS2}$ ²	12 V to 35 V
V_{SS2} ²	-15 V to 0 V
Input Signal Rise/Fall Time	1 ms
Static CMTI ³	-100 kV/ μ s to $+100$ kV/ μ s
Dynamic CMTI ⁴	-100 kV/ μ s to $+100$ kV/ μ s

¹ Referenced to V_{SS1} .

² Referenced to GND₂. $V_{DD2} - V_{SS2}$ must not exceed 35 V.

³ Static CMTI is defined as the largest dv/dt between V_{SS1} and V_{SS2} , with inputs held either high or low, such that the output voltage remains either above $0.8 \times V_{DD2}$ for output high or 0.8 V for output low. Operation with transients above recommended levels can cause momentary data upsets.

⁴ Dynamic CMTI is defined as the largest dv/dt between V_{SS1} and V_{SS2} with the switching edge coincident with the transient test pulse. Operation with transients above recommended levels can cause momentary data upsets.

ABSOLUTE MAXIMUM RATINGS

Table 7.

Parameter	Rating
Storage Temperature (T _{ST}) Range	-55°C to +150°C
T _A Range	-40°C to +125°C
Supply Voltages	
V _{DD1} ¹	-0.3 V to +6.5 V
V _{DD2} ²	-0.3 V to +40 V
V _{SS2} ²	-20 V to +0.3 V
V _{DD2} - V _{SS2}	40 V
Input Voltages	
V _{I+} , V _{I-} , RESET ¹	-0.3 V to +6.5 V
DESAT Voltage (V _{DESAT}) ²	-0.3 V to V _{DD2} + 0.3 V
GATE_SENSE Voltage (V _{GATE_SENSE}) ³	-0.3 V to V _{DD2} + 0.3 V
V _{OUT_ON} ³	-0.3 V to V _{DD2} + 0.3 V
V _{OUT_OFF} ³	-0.3 V to V _{DD2} + 0.3 V
Common-Mode Transients (CM)	-150 kV/μs to +150 kV/μs

¹ Referenced to V_{SS1}.

² Referenced to GND₂.

³ Referenced to V_{SS2}.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 9. Truth Table (Positive Logic)¹

V _{I+} Input	V _{I-} Input	RESET Pin	READY Pin	FAULT Pin	V _{DD1} State	V _{DD2} State	V _{GATE} ²
L	L	H	H	H	Powered	Powered	L
L	H	H	H	H	Powered	Powered	L
H	L	H	H	H	Powered	Powered	H
H	H	H	H	H	Powered	Powered	L
X	X	H	L	Unknown	Powered	Powered	L
X	X	H	Unknown	L	Powered	Powered	L
L	L	H	L	Unknown	Unpowered	Powered	L
X	X	L ³	Unknown	H ³	Powered	Powered	L
X	X	X	L	Unknown	Powered	Unpowered	Unknown

¹ X is don't care, L is low, and H is high.

² V_{GATE} is the voltage of the gate being driven.

³ Time dependent value. See the Absolute Maximum Ratings section for details on timing.

Table 8. Maximum Continuous Working Voltage¹

Parameter	Value	Constraint
60 Hz AC Voltage	TBD V rms	20 year lifetime at 0.1% failure rate, zero average voltage
DC Voltage	TBD V peak	Limited by the creepage of the package, Pollution Degree 2, Material Group II ^{2,3}

¹ See the Insulation Lifetime section for details.

² Other pollution degree and material group requirements yield a different limit.

³ Some system level standards allow components to use the printed wiring board (PWB) creepage values. The supported dc voltage may be higher for those standards.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Table 10. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 8	V_{SS1}	Ground Reference for Primary Side.
2	V_{I+}	Positive Logic CMOS Input Drive Signal.
3	V_{I-}	Negative Logic CMOS Input Drive Signal.
4	READY	Open-Drain Logic Output. Connect the READY pin to a pull-up resistor to read the signal. A high state on the READY pin indicates that the device is functional and ready to operate as a gate driver. The presence of READY low precludes the gate drive output from going high.
5	$\overline{\text{FAULT}}$	Open-Drain Logic Output. Connect the $\overline{\text{FAULT}}$ pin to a pull-up resistor to read the signal. A low state on the $\overline{\text{FAULT}}$ pin indicates when a desaturation fault occurs. The presence of a fault condition precludes the gate drive output from going high.
6	$\overline{\text{RESET}}$	CMOS Input. When a fault exists, bring the $\overline{\text{RESET}}$ pin low to clear the fault.
7	V_{DD1}	Input Supply Voltage on Primary Side, 2.5 V to 5.5 V Referenced to V_{SS1} .
9, 16	V_{SS2}	Negative Supply for Secondary Side, -15 V to 0 V Referenced to GND_2 .
10	DESAT	Detection of Desaturation Condition. Connect the DESAT pin to an external current source or a pull-up resistor. A fault on the DESAT pin asserts a fault on the $\overline{\text{FAULT}}$ pin on the primary side. Until the fault is cleared on the primary side, the gate drive is suspended. During a fault condition, a smaller turn off FET slowly brings the gate voltage down.
11	GND_2	Ground Reference for Secondary Side. Connect the GND_2 pin to the source of the SiC MOSFET being driven.
12	V_{OUT_OFF}	Gate Drive Output Current Path for the Off Signal.
13	V_{DD2}	Secondary Side Input Supply Voltage, 12 V to 35 V Referenced to V_{SS2} .
14	V_{OUT_ON}	Gate Drive Output Current Path for the On Signal.
15	GATE_SENSE	Gate Voltage Sense Input and Miller Clamp Output. Connect the GATE_SENSE pin to the gate of the power device being driven. The GATE_SENSE pin senses the gate voltage for the purpose of Miller clamping. When the Miller clamp is not used, tie GATE_SENSE to V_{SS2} .

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Typical Input to Output Waveform, 2 nF Load, 5.1 Ω Series Gate Resistor, $V_{DD1} = 5\text{ V}$, $V_{DD2} = 15\text{ V}$, $V_{SS2} = -5\text{ V}$




Figure 5. Typical Input to Output Waveform, 2 nF Load, 5.1 Ω Series Gate Resistor, $V_{DD1} = 5\text{ V}$, $V_{DD2} = 15\text{ V}$, $V_{SS2} = 0\text{ V}$




Figure 6. Typical Input to Output Waveform, 2 nF Load, 3.9 Ω Series Gate Resistor, $V_{DD1} = 5\text{ V}$, $V_{DD2} = 15\text{ V}$, $V_{SS2} = -5\text{ V}$




Figure 7. Typical Input to Output Waveform, 2 nF Load, 3.9 Ω Series Gate Resistor, $V_{DD1} = 5\text{ V}$, $V_{DD2} = 15\text{ V}$, $V_{SS2} = 0\text{ V}$




Figure 8. I_{DD1} Current vs. Frequency, Duty = 50%, $V_{I+} = V_{DD1}$




Figure 9. I_{DD2} Current vs. Frequency, Duty = 50%, 2 nF Load, $V_{SS2} = 0\text{ V}$




Figure 10. Typical V_{DD2} Startup to Output Valid




Figure 13. Propagation Delay vs. Input Supply Voltage, $V_{DD2} - V_{SS2} = 12V$




Figure 11. Propagation Delay vs. Output Supply Voltage (V_{DD2}) for $V_{DD2} = 15V$ and $V_{DD1} = 5V$




Figure 14. Propagation Delay vs. Ambient Temperature, $V_{DD2} = 5V$, $V_{DD2} - V_{SS2} = 12V$




Figure 12. Rise/Fall Time vs. V_{DD2} , $V_{DD2} - V_{SS2} = 12V$, $V_{DD1} = 5V$, 2 nF Load, $R_G = 3.9\Omega$




Figure 15. Example Desaturation Event and Reporting




Figure 16. Output Resistance (R_{DSON}) vs. Temperature, $V_{DD2} = 15\text{ V}$, 250 mA Test




Figure 18. Example $\overline{\text{RESET}}$ to Output Valid




Figure 17. R_{DSON} vs. Temperature, $V_{DD2} = 15\text{ V}$, 1 A Test




Figure 19. Peak Output Current vs. Output Supply Voltage, 2 Ω Series Resistance (I_{OUT} Is the Current Going Into and Out of the Device Gate)

APPLICATIONS INFORMATION

PCB LAYOUT

The ADuM4146 SiC gate driver requires no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins. Use a small ceramic capacitor with a value between 0.01 μF and 0.1 μF to provide an optimal high frequency bypass. On the output power supply pin, V_{DD2} , it is recommended to add 10 μF capacitors from V_{DD2} to G_{ND2} , and from G_{ND2} to V_{SS2} to provide the charge required to drive the gate capacitance at the ADuM4146 outputs. Adding another 10 μF capacitor from V_{DD2} to V_{SS2} can improve decoupling further. On the output supply pin, avoid the use of vias on the bypass capacitor or employ multiple vias to reduce the inductance in the bypassing. The total lead length between both ends of the smaller capacitor and the input or output power supply pin must not exceed 5 mm.

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay describes the time it takes a logic signal to propagate through a component. The propagation delay to a low output can differ from the propagation delay to a high output. The ADuM4146 specifies t_{DLH} as the time between the rising input high logic threshold (V_{IH}) to the output rising 10% threshold (see Figure 20). Likewise, the falling propagation delay (t_{DHL}) is defined as the time between the input falling logic low threshold (V_{IL}) and the output falling 90% threshold. The rise and fall times are dependent on the loading conditions and are not included in the propagation delay, which is the industry standard for gate drivers.




Figure 20. Propagation Delay Parameters

The propagation delay skew refers to the maximum amount that the propagation delay differs between multiple ADuM4146 components operating under the same temperature, input voltage, and load conditions.

PROTECTION FEATURES

Fault Reporting

The ADuM4146 provides protection for faults that may occur during the operation of an SiC MOSFET. The primary fault condition is desaturation. If saturation is detected, the ADuM4146 shuts down the gate drive and asserts $\overline{\text{FAULT}}$ low. The output remains disabled until $\overline{\text{RESET}}$ is brought low for

more than 500 ns and then brought high. $\overline{\text{FAULT}}$ resets to high on the falling edge of $\overline{\text{RESET}}$.

While $\overline{\text{RESET}}$ remains held low, the output remains disabled. The $\overline{\text{RESET}}$ pin has an internal, 300 k Ω pull-down resistor.

Desaturation Detection

Occasionally, component failures or faults occur with the circuitry connected to the SiC MOSFET connected to the ADuM4146. Examples include shorts in the inductor and motor windings or shorts to power and ground buses. The resulting excess in current flow causes the SiC MOSFET to have excess voltage from drain to source. To detect this condition and reduce the likelihood of damage to the MOSFET, a threshold circuit is used on the ADuM4146. If the DESAT pin exceeds the desaturation threshold ($V_{\text{DESAT, TH}}$) of 9 V while the high-side driver is on, the ADuM4146 enters the failure state and turns the SiC MOSFET off. At this time, the $\overline{\text{FAULT}}$ pin is brought low. An internal current source of 500 μA is provided, as well as the option to boost the charging current using external current sources or pull-up resistors. The ADuM4146 has a built-in blanking time to prevent false triggering when the SiC MOSFET first turns on. The time between desaturation detection and reporting a desaturation fault to the $\overline{\text{FAULT}}$ pin is less than 2 μs (t_{REPORT}). Bring $\overline{\text{RESET}}$ low to clear the fault. There is a 500 ns debounce ($t_{\text{DEB_RESET}}$) on the $\overline{\text{RESET}}$ pin. The time, $t_{\text{DESAT_DELAY}}$, shown in Figure 21, provides a 300 ns masking time that keeps the internal switch that grounds the blanking capacitor tied low for the initial portion of the SiC MOSFET on time.




Figure 21. Desaturation Detection Timing Diagram

For the following design example, see the schematic shown in Figure 26 along with the waveforms in Figure 21. Under normal operation, during SiC MOSFET off times, the voltage across the SiC MOSFET, V_{CE} , rises to the rail voltage supplied to the system. In this case, the blocking diode shuts off, protecting the ADuM4146 from high voltages. During the off time, the internal desaturation switch is on and accepting the current going through the blanking resistor, R_{BLANK} , which allows the blanking capacitor, C_{BLANK} , to remain at a low voltage. For the first 300 ns of the SiC MOSFET on time, the DESAT switch remains on, clamping the DESAT pin voltage low. After the 300 ns delay time, the DESAT pin is released, and the DESAT pin is allowed to rise towards V_{DD2} either by the internal current source on the DESAT pin, or additionally with an optional external pull-up, R_{BLANK} , to increase the current drive if it is not clamped by the collector or drain of the switch being driven. The desaturation resistor (R_{DESAT}) is chosen to dampen the current at this time, which is typically selected around 100 Ω to 2 k Ω . Select the blocking diode to block above the high rail voltage on the collector of the SiC MOSFET and to be a fast recovery diode.

In the case of a desaturation event, V_{CE} rises above the 9 V threshold in the desaturation detection circuit. If no R_{BLANK} resistor is used to increase the blanking current, the voltage on C_{BLANK} rises at a rate of 500 μA (typical) divided by the C_{BLANK} capacitance. Depending on the SiC MOSFET specifications, a blanking time of approximately 2 μs is a typical design choice. When the DESAT pin rises above the 9 V threshold, a fault registers, and within 200 ns the gate output drives low. The output is brought low using the N-FET fault MOSFET, which is approximately 35 times more resistive than the internal gate driver N-FET, to perform a soft shutdown to reduce the chance of an overvoltage spike on the SiC MOSFET during an abrupt turn off event. Within 2 μs , the fault is communicated back to the primary side $\overline{\text{FAULT}}$ pin. To clear the fault, a reset is required.

Miller Clamp

The ADuM4146 has an integrated Miller clamp to reduce voltage spikes on the SiC MOSFET gate caused by the Miller capacitance during the turn off of the SiC MOSFET. When the input gate signal calls for the SiC MOSFET to turn off (driven low), the Miller clamp MOSFET is initially off. When the voltage on the GATE_SENSE pin, $V_{\text{GATE_SENSE}}$, crosses the 2 V internal voltage reference, as referenced to V_{SS2} , the internal Miller clamp latches on for the remainder of the off time of the SiC MOSFET, creating a second low impedance current path for the gate current to follow. The Miller clamp switch remains on until the input drive signal changes from low to high. An example waveform of the timings is shown in Figure 22.




Figure 22. Miller Clamp Example

Thermal Shutdown (TSD)

If the internal temperature of the ADuM4146 exceeds 155°C (typical), the device enters TSD. During the TSD time, the READY pin is brought low on the primary side and the gate drive is disabled. When TSD occurs, the device does not leave TSD until the internal temperature drops below 125°C (typical), at which time the READY pin returns to high and the device exits shutdown.

Undervoltage Lockout (UVLO) Faults

UVLO faults occur when the supply voltages are below the specified UVLO threshold values. During a UVLO event on either the primary side or secondary side, the READY pin goes low and the gate drive is disabled. When the UVLO condition is removed, the device resumes operation and the READY pin goes high.

READY Pin

The open-drain READY pin is an output that confirms communication between the primary to secondary sides is active. The READY pin remains high when there are no UVLO or TSD events present. When the READY pin is low, the SiC MOSFET gate is driven low.

Table 11. READY Pin Logic Table

UVLO	TSD	READY Pin Output
No	No	High
Yes	No	Low
No	Yes	Low
Yes	Yes	Low

FAULT Pin

The open-drain $\overline{\text{FAULT}}$ output pin communicates that a desaturation fault has occurred. When the $\overline{\text{FAULT}}$ pin is low, the SiC MOSFET gate is driven low. If a desaturation event occurs, the RESET pin must be driven low for at least 500 ns, then high to return operation to the SiC MOSFET gate drive.

RESET Pin

The RESET pin has an internal 300 k Ω (typical) pull-down resistor. The RESET pin accepts CMOS level logic. When the RESET pin is held low after a 500 ns debounce time, any faults on the FAULT pin are cleared. While the RESET pin is held low, the switch on V_{OUT_OFF} is closed, bringing the gate voltage of the SiC MOSFET low. When RESET is brought high and no fault exists, the device resumes operation (see Figure 23).




Figure 23. RESET Timing

V_{I+} and V_{I-} Operation

The ADuM4146 has two drive inputs, V_{I+} and V_{I-}, to control the SiC MOSFET gate drive signals, V_{OUT_ON} and V_{OUT_OFF} (see Figure 24). Both the V_{I+} and V_{I-} inputs use CMOS logic level inputs. The input logic of the V_{I+} and V_{I-} pins can be controlled by either asserting the V_{I+} pin high or the V_{I-} pin low. With the V_{I-} pin low, the V_{I+} pin accepts positive logic. If V_{I+} is held high, the V_{I-} pin accepts negative logic. If a fault is asserted, transmission is blocked until the fault is cleared by the RESET pin.




Figure 24. V_{I+} and V_{I-} Block Diagram

The minimum pulse width, PW, is the minimum period in which the timing specifications are guaranteed.

Gate Resistance Selection

The ADuM4146 provides two output nodes for the driving of an SiC MOSFET. The benefit of this approach is that the user can select two different series resistances for the turn on and turn off of the SiC MOSFET. It is generally desired to have the turn off occur faster than the turn on. To select the series resistance, decide what the maximum allowed peak current, I_{PEAK}, is for the SiC MOSFET. Knowing the voltage swing on the gate, as well as the internal resistance of the gate driver, an external resistor can be chosen.

$$I_{PEAK} = (V_{DD2} - V_{SS2}) / (R_{DSON_N} + R_{GOFF})$$

For example, if the turn off peak current is 4 A, with a (V_{DD2} - V_{SS2}) of 18 V,

$$R_{GOFF} = ((V_{DD2} - V_{SS2}) - I_{PEAK} \times R_{DSON_N}) / I_{PEAK}$$

$$R_{GOFF} = (18 \text{ V} - 4 \text{ A} \times 0.6 \text{ }\Omega) / 4 \text{ A} = 3.9 \text{ }\Omega$$

After R_{GOFF} is selected, a slightly larger R_{GON} can be selected to arrive at a slower turn on time.

POWER DISSIPATION

During the driving of an SiC MOSFET gate, the gate driver must dissipate power. This power is not insignificant and can lead to TSD if considerations are not made. The gate of an SiC MOSFET can be roughly simulated as a capacitive load. Due to Miller capacitance and other nonlinearities, it is common practice to take the stated input capacitance (C_{ISS}) of a given SiC MOSFET and multiply it by a factor of 5 to arrive at a conservative estimate to approximate the load being driven. With this value, the estimated total power dissipation (P_{DISS}) in the system due to switching action is given by

$$P_{DISS} = C_{EST} \times (V_{DD2} - V_{SS2})^2 \times f_s$$

where:

$$C_{EST} = C_{ISS} \times 5.$$

f_s is the switching frequency of the SiC MOSFET.

This power dissipation is shared between the internal on resistances of the internal gate driver switches and the external gate resistances, R_{GON} and R_{GOFF}. The ratio of the internal gate resistances to the total series resistance allows the calculation of losses seen within the ADuM4146 chip.

$$P_{DISS_ADuM4146} = P_{DISS} \times 0.5 (R_{DSON_P} / (R_{GON} + R_{DSON_P}) + R_{DSON_N} / (R_{GOFF} + R_{DSON_N}))$$

where P_{DISS_ADuM4146} is the power dissipation of the ADuM4146.

Taking the power dissipation found inside the chip and multiplying it by the θ_{JA} gives the rise above ambient temperature that the ADuM4146 experiences.

$$T_{ADuM4146} = \theta_{JA} \times P_{DISS_ADuM4146} + T_{AMB}$$

where:

T_{ADuM4146} is the junction temperature of the ADuM4146.

T_{AMB} is the ambient temperature.

For the ADuM4146 to remain within specification, T_{ADuM4146} must not exceed 125°C. If T_{ADuM4146} exceeds 155°C (typical), the device enters thermal shutdown.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation, as well as on the materials and material interfaces.

Two types of insulation degradation are of primary interest: breakdown along surfaces exposed to air and insulation wear out. Surface breakdown is the phenomenon of surface tracking and the primary determinant of surface creepage requirements in system level standards. Insulation wear out is the phenomenon where charge injection or displacement currents inside the insulation material cause long-term insulation degradation.

Surface Tracking

Surface tracking is addressed in electrical safety standards by setting a minimum surface creepage based on the working voltage, the environmental conditions, and the properties of the insulation material. Safety agencies perform characterization testing on the surface insulation of components that allows the components to be categorized in different material groups. Lower material group ratings are more resistant to surface tracking and can provide adequate lifetime with smaller creepage. The minimum creepage for a given working voltage and material group is in each system level standard and is based on the total rms voltage across the isolation, pollution degree, and material group. The material group and creepage for the ADuM4146 isolator are presented in Table 8.

Insulation Wear Out

The lifetime of insulation caused by wear out is determined by its thickness, material properties, and the voltage stress applied. It is important to verify that the product lifetime is adequate at the application working voltage. The working voltage supported by an isolator for wear out may not be the same as the working voltage supported for tracking. It is the working voltage applicable to tracking that is specified in most standards.

Testing and modeling show that the primary driver of long-term degradation is displacement current in the polyimide insulation causing incremental damage. The stress on the insulation can be broken down into broad categories, such as dc stress, which causes very little wear out because there is no displacement current, and an ac component time varying voltage stress, which causes wear out.

The ratings in certification documents are typically based on 60 Hz sinusoidal stress because this stress reflects isolation from line voltage. However, many practical applications have combinations of 60 Hz ac and dc across the barrier as shown in Equation 1. Because only the ac portion of the stress causes wear out, the equation can be rearranged to solve for the ac rms voltage, as shown in Equation 2. For insulation wear out with the polyimide materials used in this product, the ac rms voltage determines the product lifetime.

$$V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2} \tag{1}$$

or

$$V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2} \tag{2}$$

where:

V_{RMS} is the total rms working voltage.

$V_{AC\ RMS}$ is the time varying portion of the working voltage.

V_{DC} is the dc offset of the working voltage.

Calculation and Use of Parameters Example

The following is an example that frequently arises in power conversion applications. Assume that the line voltage on one side of the isolation is 240 V ac rms, and a 400 V dc bus voltage

is present on the other side of the isolation barrier. The isolator material is polyimide. To establish the critical voltages in determining the creepage clearance and lifetime of a device, see Figure 25 and the following equations.




Figure 25. Critical Voltage Example

The working voltage across the barrier from Equation 1 is

$$V_{RMS} = \sqrt{V_{AC\ RMS}^2 + V_{DC}^2}$$

$$V_{RMS} = \sqrt{240^2 + 400^2}$$

$$V_{RMS} = 466\ \text{V rms}$$

This working voltage of 466 V rms is used together with the material group and pollution degree when looking up the creepage required by a system standard.

To determine if the lifetime is adequate, obtain the time varying portion of the working voltage. The ac rms voltage can be obtained from Equation 2.

$$V_{AC\ RMS} = \sqrt{V_{RMS}^2 - V_{DC}^2}$$

$$V_{AC\ RMS} = \sqrt{466^2 - 400^2}$$

$$V_{AC\ RMS} = 240\ \text{V rms}$$

In this case, ac rms voltage is simply the line voltage of 240 V rms. This calculation is more relevant when the waveform is not sinusoidal. The value of the ac waveform is compared to the limits for working voltage in Table 8 for the expected lifetime, less than a 60 Hz sine wave, and it is well within the limit for a 20 year service lifetime.

Note that the dc working voltage limit in Table 8 is set by the creepage of the package as specified in IEC 60664-1. This value may differ for specific system level standards.

TYPICAL APPLICATION

The typical application schematic in Figure 26 shows a bipolar setup with an additional R_{BLANK} resistor to increase charging current of the blanking capacitor for desaturation detection. The R_{BLANK} resistor is optional. If unipolar operation is desired, the V_{SS2} supply can be removed and must be tied to GND_2 .





Figure 26. Typical Application Schematic

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 27. 16-Lead Standard Small Outline Package [SOIC_W]
 Wide Body
 (RW-16)

Dimensions shown in millimeters and (inches)

03-27-2007-B