

2.3 GHz to 2.7 GHz, Receiver Front End

FEATURES

- ▶ Integrated RF front end
 - ▶ LNA and high-power silicon SPDT switch
 - ▶ On-chip bias and matching
 - ▶ Single-supply operation
- ▶ Gain: 35.5 dB typical at 2.6 GHz
- ▶ Gain flatness: 0.2 dB at 25°C across 400 MHz bandwidth
- ▶ Low noise figure: 1.2 dB typical at 2.6 GHz
- ▶ Low insertion loss: 0.7 dB typical at 2.6 GHz
- ▶ High-power handling at $T_{CASE} = 105^{\circ}C$
 - ▶ Full lifetime
 - ▶ LTE average power (8 dB PAR): 36.5 dBm
 - ▶ Single event (<10 sec operation)
 - ▶ LTE average power (8 dB PAR): 39 dBm
- ▶ High Input IP3: -4 dBm
- ▶ Low-supply current
 - ▶ Receive operation: 118 mA typical at 5 V
 - ▶ Transmit operation: 15 mA typical at 5 V
- ▶ Positive logic control
- ▶ [5 mm × 3 mm, 24-lead LFCSP package](#)
- ▶ Pin compatible with the [ADRF5534](#), 3.1 GHz to 4.2 GHz receiver front end

APPLICATIONS

- ▶ Wireless infrastructure
- ▶ TDD massive multiple input and multiple output (MIMO) and active antenna systems
- ▶ TDD-based communication systems

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The ADRF5532 is an integrated RF, front-end multichip module designed for time division duplex (TDD) applications. The device operates from 2.3 GHz to 2.7 GHz. The ADRF5532 is configured with a low-noise amplifier (LNA) and a high-power, silicon, single pole double throw (SPDT) switch.

In the receive operation at 2.6 GHz, the LNA offers a low noise figure (NF) of 1.2 dB and a high gain of 35.5 dB with a third order input intercept point (IIP3) of -4 dBm.

In the transmit operation, the switch provides a low insertion loss of 0.7 dB and handles a long-term evolution (LTE) average power of 36.5 dBm for a full lifetime operation (8 dB peak to average ratio (PAR)) and 39 dBm for a single event (<10 sec) LNA protection operation.

The device is featured in an RoHS compliant, compact, [5 mm × 3 mm, 24-lead LFCSP package](#).

TABLE OF CONTENTS

Features.....	1	Transmit Operation.....	8
Applications.....	1	Theory of Operation.....	9
Functional Block Diagram.....	1	Signal Path Selection.....	9
General Description.....	1	Biasing Sequence.....	9
Electrical Specifications.....	3	Applications Information.....	10
Absolute Maximum Ratings.....	4	Recommendations for Printed Circuit Board	
Thermal Resistance.....	4	Design.....	10
Electrostatic Discharge (ESD) Ratings.....	4	Outline Dimensions.....	11
ESD Caution.....	4	Ordering Guide.....	11
Pin Configuration and Function Descriptions.....	5	Evaluation Board.....	11
Interface Schematics.....	6	Notes.....	11
Receive Operation.....	7		

REVISION HISTORY**5/2024—Rev. 0 to Rev. A**

Changes to Case Temperature Range T_{CASE} Parameter and Junction Temperature at Maximum T_{CASE} Parameter, Table 1.....	3
Added Note 1, Table 1.....	3

3/2024—Revision 0: Initial Version

ELECTRICAL SPECIFICATIONS

$V_{CC} = 5\text{ V}$, T/R = 0 V or 5 V, $T_{CASE} = 25^{\circ}\text{C}$, 50 Ω system, unless otherwise noted.

Table 1. Electrical Specifications

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
FREQUENCY RANGE		2.3		2.7	GHz
RECEIVE OPERATION	At 2.6 GHz, unless otherwise noted				
Gain	ANT to RXOUT		35.5		dB
Gain Flatness	Over any 400 MHz bandwidth		0.2		dB
Input Return Loss	ANT port		25		dB
Output Return Loss	RXOUT port		20		dB
Reverse Isolation	RXOUT to ANT		56		dB
Term Isolation	ANT to TERM		27		dB
NF			1.2		dB
IIP3	Two-tone input power = -30 dBm per tone at 1 MHz tone spacing		-4		dBm
Input 1 dB Compression (IP1dB)			-17		dBm
Switching Speed	ANT to RXOUT, 50% of T/R to 10%, 90% of RF output		650		ns
Settling Time	ANT to RXOUT, 50% of T/R to 0.3 dB of RF output		1000		ns
TRANSMIT OPERATION	At 2.6 GHz, unless otherwise noted				
Insertion Loss	ANT to TERM		0.7		dB
Input Return Loss	ANT port		25		dB
Output Return Loss	TERM port		25		dB
IIP3	Two-tone input power = 30 dBm per tone at 80 MHz tone spacing		65		dBm
IP1dB			45		dBm
Input 0.1 dB Compression (IP0.1dB)			43		dBm
Switching Speed	ANT to TERM, 50% of T/R to 10%, 90% of RF output		600		ns
Settling Time	ANT to TERM, 50% of T/R to 0.3 dB of RF output		650		ns
RECOMMENDED OPERATING CONDITIONS					
Supply Voltage (V_{CC}) Range	V_{CC}	4.75	5	5.25	V
Control Voltage Range	T/R	0		V_{CC}	V
RF Input Power at ANT	T/R = 5 V, $T_C = 105^{\circ}\text{C}$				
	8 dB PAR LTE full lifetime average			36.5	dBm
	8 dB PAR LTE single event (<10 sec) average			39	dBm
Case Temperature Range T_{CASE}^1		-40		+105	$^{\circ}\text{C}$
Junction Temperature at Maximum T_{CASE}^1	Receive operation			145	$^{\circ}\text{C}$
	Transmit operation			135	$^{\circ}\text{C}$
SUPPLY CURRENT (I_{CC})	$V_{CC} = 5\text{ V}$				
Receive Operation			118		mA
Transmit Operation			15		mA
DIGITAL INPUT	T/R				
Low (V_{IL})		-0.3		0.7	V
High (V_{IH})		1.07		V_{CC}	V
DIGITAL INPUT CURRENT	T/R = 5 V		5		μA

¹ Measured at EPAD.

ABSOLUTE MAXIMUM RATINGS

Table 2. Absolute Maximum Ratings

Parameter	Rating
Positive Supply Voltage V_{CC}	5.4 V
Digital Control Input Voltage T/R	-0.3 V to $V_{CC} + 0.3$ V
Digital Control Input Current T/R	15 mA
RF Input Power	
Transmit Input Power (LTE Peak, 8 dB PAR)	47.5 dBm
Receive Input Power (LTE Peak, 8 dB PAR)	12 dBm
Temperature	
Storage	-65°C to +150°C
Reflow Moisture Sensitivity Level 3 (MSL3) Rating	260°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

θ_{JC} is the junction-to-case bottom (channel to package bottom) thermal resistance.

Table 3. Thermal Resistance

Package Type	θ_{JC}	Unit
CP-24-27		
Receive Operation	61	°C/W
Transmit Operation	32	°C/W

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Charged device model (CDM) per ANSI/ESDA/JEDEC JS-002.

ESD Ratings for the ADRF5532

Table 4. ADRF5532, 24-Lead LFCSP

ESD Model	Withstand Threshold (V)	Class
HBM	750	1B
CDM	500	C2

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 3 to 8, 11 to 14, 16, 17, 19 to 22, 24	GND	Ground. These pins must be connected to the RF or DC ground of the PCB.
2	ANT	Antenna Input. Pin 2 is DC-coupled to 0 V and AC-matched to 50 Ω.
9	NIC	Not Internally Connected. It is recommended to connect NIC to the RF ground of the PCB.
10	VCC	Positive Supply Voltage.
15	RXOUT	Receive LNA Output. Pin 15 is DC-coupled to 0 V and AC-matched to 50 Ω.
18	T/R	Transmit/Receive Operation Control Logic Input.
23	TERM	Termination Output. Pin 23 is DC-coupled to 0 V and AC-matched to 50 Ω.
	EPAD	Exposed Pad. The exposed pad must be connected to RF or DC ground.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

INTERFACE SCHEMATICS



Figure 3. V_{CC} and T/R Interface Schematic

Figure 4. RXOUT Interface Schematic




Figure 5. ANT and TERM Interface Schematic

RECEIVE OPERATION




Figure 6. Gain vs. Frequency at Various Temperatures




Figure 9. Gain vs. Frequency at Various Temperatures, 2.3 GHz to 2.7 GHz




Figure 7. Return Loss vs. Frequency




Figure 10. Input P1dB vs. Frequency at Various Temperatures




Figure 8. Noise Figure vs. Frequency




Figure 11. Input IP3 vs. Frequency at Various Temperatures

TRANSMIT OPERATION




Figure 12. Insertion Loss vs. Frequency at Various Temperatures




Figure 15. Input IP3 vs. Frequency




Figure 13. Return Loss vs. Frequency




Figure 16. Antenna to Termination Isolation vs. Frequency, LNA On




Figure 14. Input P0.1dB vs. Frequency

THEORY OF OPERATION

The ADRF5532 requires a positive supply voltage applied to the V_{CC} . Use the bypass capacitors on the supply lines to filter noise. See the application circuit for the capacitor values and configuration.

SIGNAL PATH SELECTION

The ADRF5532 supports two operational states: transmit operation and receive operation.

The transmit operation is enabled when 0 V is applied to T/R. In the transmit operation, the signal paths are connected from ANT to TERM. Additionally, the ADRF5532 disables the power to the LNA, reducing the current and thermal contributions from the LNA.

The receive operation is enabled when 5 V is applied to T/R. In the receive operation, the signal paths are connected from ANT to RXOUT. During the receive operation, the switch is in an isolation state.

Table 6. Truth Table: Signal Path Selection

T/R	Signal Path Selection	
	Transmit Operation (ANT to TERM)	Receive Operation (ANT to RXOUT)
Low	On	Off, LNA powered down
High	Off, isolation state	On

BIASING SEQUENCE

To bias up the ADRF5532, perform the following steps:

1. Connect any GND pin to ground.
2. Power up the supply input V_{CC} .
3. Apply digital control input T/R. Applying the T/R control before applying the V_{CC} supply inadvertently forward biases and damages the internal ESD protection structures. To avoid this damage, use a series 1 k Ω resistor to limit the current flowing into the control pin. Use pull-up or pull-down resistors if the controller output is in a high-impedance state after V_{CC} is powered up and the control pins are not driven to a valid logic state.
4. Apply an RF input signal.

To bias down, perform these steps in the reverse order.

APPLICATIONS INFORMATION

The ADRF5532 has a single power-supply pin (V_{CC}) and one control pin (T/R). Figure 17 shows the external components and connections for supply and control pins. The V_{CC} pin is decoupled with a 100 pF multilayer ceramic capacitor and a 4.7 μ F capacitor. The T/R pin is decoupled with a 100 pF multilayer ceramic capacitor. The device pinout allows the placement of the decoupling capacitors close to the device. The RF pins (ANT, TERM, RXOUT) do not require external DC blocking capacitors; all pins are pulled down to 0 V DC with high impedance. See Table 5 for details.




Figure 17. Recommended Schematic

RECOMMENDATIONS FOR PRINTED CIRCUIT BOARD DESIGN

The RF ports are matched to 50 Ω internally and the pin-out is designed to mate a coplanar waveguide (CPWG) with 50 Ω characteristic impedance on the PCB. Figure 18 shows the referenced CPWG RF trace design for an RF substrate with 10 mil thick Rogers RO4350 dielectric material. RF trace with 18 mil width and 13 mil clearance is recommended for 2.7 mil finished copper thickness.




Figure 18. Example PCB Stack-Up

Figure 19 shows the routing of the RF traces, supply, and control signals from the device. The ground planes are connected with as many filled, through vias as allowed for optimal RF and thermal performance. The primary thermal path for the device is the bottom side.




Figure 19. PCB Routings

Figure 20 shows the recommended layout from the device RF pins to the 50 Ω CPWG on the referenced stack-up. The ground pads are drawn solder mask defined and the signal pads are drawn as pad defined. The RF trace from the PCB pad is extended with the same width and tapered to the RF trace with a 45° angle. The paste mask is also designed to match the pad without any aperture reduction. The paste is divided into multiple openings for the paddle.




Figure 20. Recommended RF Pin Transitions

For further recommendations on alternate PCB stack-ups with different dielectric thickness and CPWG design, contact Analog Devices Technical Support.

OUTLINE DIMENSIONS




Figure 21. 24-Lead Lead Frame Chip Scale Package [LFCSF]
 5 mm × 3 mm Body and 0.95 mm Package Height
 (CP-24-27)
 Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADRF5532BCPZN	-40°C to +105°C	24-Lead LFCSF (5 mm × 3 mm w/EP)	CP-24-27
ADRF5532BCPZN-R7	-40°C to +105°C	24-Lead LFCSF (5 mm × 3 mm w/EP)	CP-24-27
ADRF5532BCPZN-RL	-40°C to +105°C	24-Lead LFCSF (5 mm × 3 mm w/EP)	CP-24-27

¹ Z = RoHS Compliant Part.

EVALUATION BOARD

Model ¹	Description
ADRF5532-EVALZ	ADRF5532 Evaluation Board

¹ Z = RoHS Compliant Part.