

Commercial Space  
 Product

3.3 V, 20 Mbps RS485/RS422 Transceiver

**FEATURES**

- ▶ 3.3 V supply voltage
- ▶ 20 Mbps maximum data rate
- ▶ No damage or latch-up up to  $\pm 15$  kV HBM
- ▶ Guaranteed fail-safe receiver operation over the entire common-mode range
- ▶ Current-limited drivers and thermal shutdown
- ▶ Power-up and power-down glitch free driver outputs
- ▶ Low operating current: 370  $\mu$ A typical in receive mode
- ▶ Compatible with TIA/EIA-485-A specifications
- ▶ Available in [14-lead SOIC\\_N package](#)

**COMMERCIAL SPACE FEATURES**

- ▶ Supports aerospace applications
- ▶ Wafer diffusion lot traceability
- ▶ Radiation lot acceptance testing: TID
- ▶ Radiation benchmark
  - ▶ Single event latch-up

**APPLICATIONS**

- ▶ Low Earth orbit (LEO) space payloads
- ▶ Low power RS485/RS422 transceiver
- ▶ Level translator
- ▶ Backplane transceiver

**GENERAL DESCRIPTION**

The ADLT2852S-CSL is a low power, 20 Mbps RS485/RS422 transceiver operating on a 3.3 V supply. The receiver has a fail-safe feature that guarantees a high output state under conditions of floating or shorted inputs.

The driver maintains a high output impedance over the entire common-mode range when disabled or when the supply is removed. Excessive power dissipation caused by bus contention or a fault is prevented by current limiting all outputs and by thermal shutdown.

**FUNCTIONAL BLOCK DIAGRAM**




Figure 1. Functional Block Diagram

001

Enhanced electrostatic discharge (ESD) protection allows this device to withstand up to  $\pm 15$  kV human body model (HBM) on the transceiver interface pins without latch-up or damage.

The ADLT2852S-CSL is specified over the  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range. Additional application and technical information can be found in the [Commercial Space Products Program](#) brochure and the [LTC2852](#) data sheet.

**TABLE OF CONTENTS**

Features.....	1	Thermal Resistance.....	6
Commercial Space Features.....	1	Outgas Testing.....	6
Applications.....	1	Electrostatic Discharge (ESD) Ratings.....	6
Functional Block Diagram.....	1	ESD Caution.....	6
General Description.....	1	Pin Configuration and Function Descriptions.....	7
Specifications.....	3	Truth Table.....	7
Electrical Characteristics.....	3	Typical Performance Characteristics.....	8
Switching Characteristics.....	4	Test Circuits.....	10
Radiation Test and Limit Specifications.....	4	Outline Dimensions.....	12
Absolute Maximum Ratings.....	6	Ordering Guide.....	12

**REVISION HISTORY****5/2022—Revision 0: Initial Version**

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

$V_{CC} = 3.3\text{ V}$ . All currents into the device pins are positive, and all currents out of the device pins are negative. All voltages are referenced to device ground, unless otherwise specified. Specifications represent performance at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , unless otherwise specified.

Table 1. Electrical Characteristics

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DRIVER</b>						
Differential Driver Output Voltage	$ V_{OD} $	Resistance (R) = $\infty$ , $V_{CC} = 3\text{ V}$ (see Figure 12)			$V_{CC}$	V
		R = 27 $\Omega$ , $V_{CC} = 3\text{ V}$ (see Figure 12)	1.5		$V_{CC}$	V
		R = 50 $\Omega$ , $V_{CC} = 3.13\text{ V}$ (see Figure 12)	2		$V_{CC}$	V
Difference in Magnitude of Driver Differential Output Voltage for Complementary Output States	$\Delta V_{OD} $	R = 27 $\Omega$ or 50 $\Omega$ (see Figure 12)			0.2	V
Common Mode Output Voltage	$V_{OC}$	R = 27 $\Omega$ or 50 $\Omega$ (see Figure 12)			3	V
Difference in Magnitude of Driver Common Mode Output Voltage for Complementary Output States	$\Delta V_{OC} $	R = 27 $\Omega$ or 50 $\Omega$ (see Figure 12)			0.2	V
Three-State (High Impedance) Output Current on Y and Z	$I_{OZD}$	DE = 0 V, (Y or Z) = -7 V, 12 V			$\pm 50$	$\mu\text{A}$
Maximum Driver Short-Circuit Current	$I_{OSD}$	-7 V $\leq$ (Y or Z) $\leq$ +12 V (see Figure 13), applicable only at $T_A = 25^{\circ}\text{C}$		$\pm 180$	$\pm 250$	mA
			-250		+300	mA
<b>RECEIVER</b>						
Input Current (A, B)	$I_{IN}$	DE = TE = 0 V, $V_{CC} = 0\text{ V}$ or 3.3 V, input voltage ( $V_{IN}$ ) = 12 V (see Figure 14)			250	$\mu\text{A}$
		DE = TE = 0 V, $V_{CC} = 0\text{ V}$ or 3.3 V, $V_{IN} = -7\text{ V}$ , (see Figure 14)	-145			$\mu\text{A}$
Input Resistance	$R_{IN}$	$\overline{RE} = V_{CC}$ or 0 V, DE = TE = 0 V, $V_{IN} = -7\text{ V}$ , -3 V, 3 V, 7 V, 12 V (see Figure 14)	48	125		k $\Omega$
Differential Input Threshold Voltage	$V_{TH}$	-7 V $\leq B \leq$ +12 V			$\pm 0.2$	V
Input Hysteresis	$\Delta V_{TH}$	B = 0 V, applicable only at $T_A = 25^{\circ}\text{C}$		25		mV
Output High Voltage	$V_{OH}$	Receive output current ( $I(RO)$ ) = -4 mA, A and B = 200 mV, $V_{CC} = 3\text{ V}$	2.4			V
Output Low Voltage	$V_{OL}$	$I(RO) = 4\text{ mA}$ , A and B = -200 mV, $V_{CC} = 3\text{ V}$			0.4	V
Three-State (High Impedance) Output Current on RO	$I_{OZR}$	$\overline{RE} = V_{CC}$ , 0 V $\leq RO \leq V_{CC}$			$\pm 1$	$\mu\text{A}$
Short-Circuit Current	$I_{OSR}$	0 V $\leq RO \leq V_{CC}$			$\pm 85$	mA
<b>LOGIC</b>						
Input High Voltage	$V_{IH}$	$V_{CC} = 3.6\text{ V}$	2			V
Input Low Voltage	$V_{IL}$	$V_{CC} = 3\text{ V}$			0.8	V
Input Current	$I_{INL}$			0	$\pm 10$	$\mu\text{A}$
<b>SUPPLIES</b>						
Current in Shutdown Mode	$I_{CCS}$	DE = 0 V, $\overline{RE} = V_{CC}$		0	15	$\mu\text{A}$
Current in Receive Mode	$I_{CCR}$	DE = 0 V, $\overline{RE} = 0\text{ V}$		370	900	$\mu\text{A}$
Current in Transmit Mode	$I_{CCT}$	No load, DE = $V_{CC}$ , $\overline{RE} = V_{CC}$		450	1000	$\mu\text{A}$
Current with Both Driver and Receiver Enabled	$I_{CCTR}$	No load, DE = $V_{CC}$ , $\overline{RE} = 0\text{ V}$		450	1000	$\mu\text{A}$

## SPECIFICATIONS

## SWITCHING CHARACTERISTICS

$V_{CC} = 3.3$  V. All currents into the device pins are positive, and all currents out of the device pins are negative. All voltages are referenced to device ground, unless otherwise specified. Specifications represent performance at  $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ , unless otherwise specified.

Table 2. Switching Characteristics

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DRIVER</b>						
Maximum Data Rate <sup>1</sup>	$f_{MAX}$		20			Mbps
Input to Output	$t_{PLHD}, t_{PHLD}$	Differential resistance ( $R_{DIFF} = 54 \Omega$ , load capacitance ( $C_L = 100$ pF (see Figure 15)		10	50	ns
Input to Output Difference, $ t_{PLHD} - t_{PHLD} $	$\Delta t_{PD}$	$R_{DIFF} = 54 \Omega$ , $C_L = 100$ pF (see Figure 15)		1	6	ns
Output Y to Output Z	$t_{SKEWD}$	$R_{DIFF} = 54 \Omega$ , $C_L = 100$ pF (see Figure 15)		1	$\pm 6$	ns
Rise or Fall Time	$t_{RD}, t_{FD}$	$R_{DIFF} = 54 \Omega$ , $C_L = 100$ pF (see Figure 15)		4	12.5	ns
Enable or Disable Time	$t_{ZLD}, t_{ZHD}, t_{LZD}, t_{HZD}$	Load resistance ( $R_L = 500 \Omega$ , $C_L = 50$ pF, $\overline{RE} = 0$ V (see Figure 16)			70	ns
Enable from Shutdown	$t_{ZHSD}, t_{ZLSD}$	$R_L = 500 \Omega$ , $C_L = 50$ pF, $\overline{RE} = V_{CC}$ (see Figure 16)			8	$\mu\text{s}$
Time to Shutdown	$t_{SHDN}$	$R_L = 500 \Omega$ , $C_L = 50$ pF, (DE is low, $\overline{RE} = V_{CC}$ ) or (DE = 0 V, $\overline{RE}$ is high) (see Figure 16)			100	ns
<b>RECEIVER</b>						
Input to Output	$t_{PLHR}, t_{PHLR}$	$C_L = 15$ pF, common-mode voltage ( $V_{CM} = 1.5$ V, absolute value of A and B voltage ( $ V_{AB}  = 1.5$ V, rise time ( $t_R$ ) and fall time ( $t_F$ ) < 4 ns (see Figure 17)		50	70	ns
Differential Receiver Skew, $ t_{PLHR} - t_{PHLR} $	$t_{SKEWR}$	$C_L = 15$ pF (see Figure 17)		1	6	ns
Output Rise or Fall Time	$t_{RR}, t_{FR}$	$C_L = 15$ pF (see Figure 17)		3	12.5	ns
Enable and Disable	$t_{ZLR}, t_{ZHR}, t_{LZR}, t_{HZR}$	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, DE = $V_{CC}$ (see Figure 18)			50	ns
Enable from Shutdown	$t_{ZHSR}, t_{ZLSR}$	$R_L = 1$ k $\Omega$ , $C_L = 15$ pF, DE = 0 V (see Figure 18)			8	$\mu\text{s}$

<sup>1</sup> The maximum data rate is guaranteed by other measured parameters and is not tested directly.

## RADIATION TEST AND LIMIT SPECIFICATIONS

Total ionizing dose (TID) testing characterized to 30 krad (20 krad + 50% overstress) with biased annealing at 100°C for 168 hours. Once characterized, TID testing is performed to 20 krad only.

Table 3. Electrical Characteristics

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
<b>DRIVER</b>						
Difference in Magnitude of Driver Differential Output Voltage for Complementary Output States	$\Delta V_{OD} $	$R = 27 \Omega$ or $50 \Omega$ (see Figure 12)			0.2	V
Common-Mode Output Voltage	$V_{OC}$	$R = 27 \Omega$ or $50 \Omega$ (see Figure 12)			3	V
Difference in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	$\Delta V_{OC} $	$R = 27 \Omega$ or $50 \Omega$ (see Figure 12)			0.2	V
Three-State (High Impedance) Output Current on Y and Z	$I_{OZD}$	DE = 0 V, (Y or Z) = -7 V, 12 V	-10		+200	$\mu\text{A}$
Maximum Driver Short-Circuit Current	$I_{OSD}$	-7 V $\leq$ (Y or Z) $\leq$ +12 V (see Figure 13)	-260		+300	mA
<b>RECEIVER</b>						
Input Current (A, B)	$I_{IN}$	DE = TE = 0 V, $V_{CC} = 0$ V or 3.3 V, $V_{IN} = 12$ V (see Figure 14) DE = TE = 0 V, $V_{CC} = 0$ V or 3.3 V, $V_{IN} = -7$ V, (see Figure 14)			135	$\mu\text{A}$
Input Resistance	$R_{IN}$	$\overline{RE} = V_{CC}$ or 0 V, DE = TE = 0 V, $V_{IN} = -7$ V, -3 V, 3 V, 7 V, 12 V (see Figure 14)	-105		94	k $\Omega$

## SPECIFICATIONS

Table 3. Electrical Characteristics

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Differential Input Threshold Voltage	$V_{TH}$	$-7\text{ V} \leq B \leq +12\text{ V}$	-220		+220	mV
Input Hysteresis	$\Delta V_{TH}$	$B = 0\text{ V}$	20		40	mV
Output High Voltage	$V_{OH}$	$I(RO) = -4\text{ mA}$ , A and B = 200 mV, $V_{CC} = 3\text{ V}$	2.4			V
Output Low Voltage	$V_{OL}$	$I(RO) = 4\text{ mA}$ , A and B = -200 mV, $V_{CC} = 3\text{ V}$			0.4	V
Three-State (High Impedance) Output Current on RO	$I_{OZR}$	$\overline{RE} = V_{CC}$ , $0\text{ V} \leq RO \leq V_{CC}$	-1		+1	$\mu\text{A}$
Short-Circuit Current	$I_{OSR}$	$0\text{ V} \leq RO \leq V_{CC}$	-85		+85	mA
LOGIC						
Input High Voltage	$V_{IH}$	$V_{CC} = 3.6\text{ V}$	2			V
Input Low Voltage	$V_{IL}$	$V_{CC} = 3\text{ V}$			0.8	V
Input Current	$I_{INL}$		-10		+10	$\mu\text{A}$
SUPPLIES						
Current in Shutdown Mode	$I_{CCS}$	$DE = 0\text{ V}$ , $\overline{RE} = V_{CC}$			65	$\mu\text{A}$
Current in Receive Mode	$I_{CCR}$	$DE = 0\text{ V}$ , $\overline{RE} = 0\text{ V}$			850	$\mu\text{A}$
Current in Transmit Mode	$I_{CCT}$	No load, $DE = V_{CC}$ , $\overline{RE} = V_{CC}$			1100	$\mu\text{A}$
Current with Both Driver and Receiver Enabled	$I_{CCTR}$	No load, $DE = V_{CC}$ , $\overline{RE} = 0\text{ V}$			1200	$\mu\text{A}$

Table 4. Switching Characteristics

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
DRIVER						
Input to Output	$t_{PLHD}$ , $t_{PHLD}$	$R_{DIFF} = 54\ \Omega$ , $C_L = 100\text{ pF}$ (see Figure 15)			55	ns
Input to Output Difference, $ t_{PLHD} - t_{PHLD} $	$\Delta t_{PD}$	$R_{DIFF} = 54\ \Omega$ , $C_L = 100\text{ pF}$ (see Figure 15)			9	ns
Output Y to Output Z	$t_{SKEWD}$	$R_{DIFF} = 54\ \Omega$ , $C_L = 100\text{ pF}$ (see Figure 15)			6	ns
Rise or Fall Time	$t_{RD}$ , $t_{FD}$	$R_{DIFF} = 54\ \Omega$ , $C_L = 100\text{ pF}$ (see Figure 15)			13	ns
Enable or Disable Time	$t_{ZLD}$ , $t_{ZHD}$ , $t_{LZD}$ , $t_{HZD}$	$R_L = 500\ \Omega$ , $C_L = 50\text{ pF}$ , $\overline{RE} = 0\text{ V}$ (see Figure 16)			50	ns
Enable from Shutdown	$t_{ZHSD}$ , $t_{ZLSD}$	$R_L = 500\ \Omega$ , $C_L = 50\text{ pF}$ , $\overline{RE} = V_{CC}$ (see Figure 16)			6	$\mu\text{s}$
Time to Shutdown	$t_{SHDN}$	$R_L = 500\ \Omega$ , $C_L = 50\text{ pF}$ , (DE is low, $\overline{RE} = V_{CC}$ ) or (DE = 0 V, $\overline{RE}$ is high) (see Figure 16)			100	ns
RECEIVER						
Receiver Input to Output	$t_{PLHR}$ , $t_{PHLR}$	$C_L = 15\text{ pF}$ , $V_{CM} = 1.5\text{ V}$ , $ V_{AB}  = 1.5\text{ V}$ , $t_R$ and $t_F < 4\text{ ns}$ (see Figure 17)			80	ns
Differential Receiver Skew, $ t_{PLHR} - t_{PHLR} $	$t_{SKEWR}$	$C_L = 15\text{ pF}$ (see Figure 17)			9	ns
Output Rise or Fall Time	$t_{RR}$ , $t_{FR}$	$C_L = 15\text{ pF}$ (see Figure 17)			9.5	ns
Enable and Disable	$t_{ZLR}$ , $t_{ZHR}$ , $t_{LZR}$ , $t_{HZR}$	$R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $DE = V_{CC}$ (see Figure 18)			50	ns
Enable from Shutdown	$t_{ZHSR}$ , $t_{ZLSR}$	$R_L = 1\text{ k}\Omega$ , $C_L = 15\text{ pF}$ , $DE = 0\text{ V}$ (see Figure 18)			6	$\mu\text{s}$

## ABSOLUTE MAXIMUM RATINGS

**Table 5. Absolute Maximum Ratings**

Parameter	Rating
Supply Voltage ( $V_{CC}$ )	-0.3 V to +7 V
Logic Input Voltages ( $\overline{RE}$ , DE, DI)	-0.3 V to +7 V
Interface I/O: A, B, Y, Z	( $V_{CC} - 15$ V) to 15 V
RO Voltage	-0.3 V to ( $V_{CC} + 0.3$ V)
Operating Temperature Range <sup>1</sup>	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C

<sup>1</sup> This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Overtemperature protection activates at a junction temperature exceeding 150°C. Continuous operation above the specified maximum operating junction temperature may result in device degradation or failure.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

$\theta_{JC}$  is the junction to case thermal resistance.

$\theta_{JA}$  is the natural convection junction to ambient thermal resistance.

**Table 6. Thermal Resistance**

Package Type	$\theta_{JC}$	$\theta_{JA}$	Unit
05-08-1610	37	88	°C/W

## OUTGAS TESTING

The criteria used for the acceptance and rejection of materials must be determined by the user and based upon specific component and system requirements. Historically, a total mass loss (TML) of 1.00% and collected volatile condensable material (CVCM) of 0.10% have been used as screening levels for rejection of spacecraft materials.

**Table 7. Outgas Testing**

Specification (Tested per ASTM E595-15)	Value	Unit
TML	0.07	%
CVCM	<0.01	%
Water Vapor Recovered	0.03	%

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

## ESD Ratings for ADLT2852S-CSL

**Table 8. ADLT2852S-CSL, 14-Lead SOIC\_N**

ESD Model	Withstand Threshold (V)	Class
HBM	±15,000	3B

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Description
1, 8, 13	NIC	Not internal connection. Do not connect to this pin.
2	RO	Receiver Output. If the receiver output is enabled ( $\overline{RE}$ low) and $A > B$ by 200 mV, RO is high. If $A < B$ by 200 mV, RO is low. If the receiver inputs are open, shorted, or terminated without a valid signal, RO is high.
3	$\overline{RE}$	Receiver Enable. A low input enables the receiver. A high input forces the receiver output into a high impedance state.
4	DE	Driver Enable. A high input on DE enables the driver. A low input forces the driver outputs into a high impedance state. If $\overline{RE}$ is high with DE low, the device enters a low power shutdown state.
5	DI	Driver Input. If the driver outputs are enabled (DE high), a low input on DI forces the driver positive output low and negative output high. A high input on DI, with the driver outputs enabled, forces the driver positive output high and negative output low.
6, 7	GND	Ground.
9	Y	Noninverting Driver Output. High impedance when the driver is disabled or unpowered.
10	Z	Inverting Driver Output. High impedance when the driver is disabled or unpowered.
11	B	Inverting Receiver Input. Impedance is $>96\text{ k}\Omega$ when in receive mode or unpowered.
12	A	Noninverting Receiver Input. Impedance is $>96\text{ k}\Omega$ when in receive mode or unpowered.
14	V <sub>CC</sub>	Positive Supply. $3\text{ V} \leq V_{CC} \leq 3.6\text{ V}$ . Bypass with $0.1\text{ }\mu\text{F}$ ceramic capacitor.

## TRUTH TABLE

Table 10. Truth Table

Logic Inputs		Mode	A, B	Y, Z	RO
DE	$\overline{RE}$				
0	0	Receive	R <sub>IN</sub>	Hi-Z	Driven
0	1	Shutdown	R <sub>IN</sub>	Hi-Z	Hi-Z
1	0	Transceive	R <sub>IN</sub>	Driven	Driven
1	1	Transmit	R <sub>IN</sub>	Driven	Hi-Z

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$ .  $V_{CC} = 3.3\text{ V}$ , unless otherwise noted.




Figure 3. Receiver Skew vs. Temperature




Figure 6. Driver Output Short-Circuit Current vs. Temperature ( $V_{OUT}$  Is Output Voltage)




Figure 4. Driver Skew vs. Temperature




Figure 7. Driver Output Low and High Voltage vs. Output Current




Figure 5. Driver Propagation Delay vs. Temperature




Figure 8. Driver Differential Output Voltage vs. Temperature



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 9. Receiver Output Voltage vs. Output Current (Source and Sink)




Figure 11. Supply Current vs. Data Rate




Figure 10. Receiver Propagation Delay vs. Temperature

TEST CIRCUITS




Figure 12. Driver DC Characteristics




Figure 13. Driver Output Short-Circuit Current




Figure 14. Receiver Input Current and Input Resistance




Figure 15. Driver Timing Measurement

TEST CIRCUITS





Figure 16. Driver Enable and Disable Timing Measurements





Figure 17. Receiver Propagation Delay Measurements






Figure 18. Receiver Enable and Disable Timing Measurements

OUTLINE DIMENSIONS



- NOTE:**
1. DIMENSIONS IN  $\frac{\text{INCHES}}{\text{(MILLIMETERS)}}$
  2. DRAWING NOT TO SCALE
  3. THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED  $.006$ " (0.15mm)
  4. PIN 1 CAN BE BEVEL EDGE OR A DIMPLE

Figure 19. 14-Lead Standard Small Outline Package [SOIC\_N]  
Narrow Body  
(05-08-1610)  
Dimensions shown in inches and (millimeters)

S14 REV G 0212

Updated: May 06, 2022

ORDERING GUIDE

Model	Temperature Range	Package Description	Packing Quantity	Package Option
ADLT2852MPS-CSL	-55°C to +125°C	SOIC 150 MIL	Tube, 55	05-08-1610