

## Low Voltage, 2.4Ω Dual SPDT Switch in 2mm × 2mm LGA Package

### FEATURES

- ▶ ±1.08V to ±2.75V dual supply
- ▶ +1.08V to +5.5V single supply
- ▶ Low on resistance 2.4Ω
- ▶ 16-lead, 2mm × 2mm LGA
- ▶ 1.8V and 3V JEDEC compliant logic
- ▶ Fully specified at +5V, +3.3V, +1.8V, and ±2.5V
- ▶ Rail-to-rail signal range
- ▶ -40°C to +125°C operating temperature range

### APPLICATIONS

- ▶ Automated test equipment
- ▶ Data acquisition systems
- ▶ Medical equipment
- ▶ FPGA and microcontroller systems
- ▶ Audio and video signal routing
- ▶ Communications systems
- ▶ Relay replacement


### GENERAL DESCRIPTION

The ADG1736 is an analog multiplexer containing two independently selectable single-pole, double throw (SPDT) switches and operates with a low-voltage single supply range from +1.08V to +5.5V or a low-voltage dual supply range from ±1.08V to ±2.75V. An EN input is used to disable all of the switches.

The ADG1736 is designed for small size without compromising on performance. The 2mm × 2mm land grid array (LGA) package is ideal for a broad range of applications where area is a concern.

The ADG1736 has a low on resistance of just 2.4Ω and a rail-to-rail input signal range. Each switch conducts equally well in both directions when on. The digital control inputs are 1.8V and 3V JEDEC compliant for ease of use with microcontrollers and field programmable gate arrays (FPGAs).

### FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT. 

Figure 1. Functional Block Diagram

### PRODUCT HIGHLIGHTS

1. 1.08V to 5.5V wide supply range
2. Low on-resistance of 2.4Ω
3. JEDEC standard compliant for both 1.8V and 3V logic levels.
4. 16-lead, 2mm × 2mm LGA.

**TABLE OF CONTENTS**

Features.....	1	Pin Configuration and Function Descriptions.....	11
Applications.....	1	Typical Performance Characteristics.....	12
General Description.....	1	Test Circuits.....	20
Functional Block Diagram.....	1	Terminology.....	23
Product Highlights.....	1	Theory of Operation.....	25
Specifications.....	3	Switch Architecture.....	25
Operating Supply Voltages.....	3	V <sub>L</sub> Flexibility.....	25
+5V Single Supply.....	3	3V and 1.8V JEDEC Compliance.....	25
+3V Single Supply.....	4	Applications Information.....	26
+1.8V Single Supply.....	5	Data Acquisition System Calibration.....	26
±2.5V Dual Supply.....	7	Power-Supply Rails.....	26
Continuous Current per Channel, Sx or Dx.....	9	Power Supply Recommendations.....	26
Absolute Maximum Ratings.....	10	Output Load for Reduced Overshoot.....	26
Thermal Resistance.....	10	Outline Dimensions.....	27
Electrostatic Discharge (ESD) Ratings.....	10	Ordering Guide.....	27
ESD Caution.....	10	Evaluation Boards.....	27

**REVISION HISTORY****9/2025—Revision 0: Initial Version**

## SPECIFICATIONS

## OPERATING SUPPLY VOLTAGES

Table 1. Operating Voltage Range

Supply Voltage	Min	Max	Unit
Dual Supply	±1.08	±2.75	V
Single Supply	+1.08	+5.5	V

## +5V SINGLE SUPPLY

$V_{DD} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , GND = 0V, and  $V_L = 1.65V$  to  $3.6V$ , unless otherwise noted.

Table 2. +5 V Single-Supply Specifications

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range	$V_{SS}$ to $V_{DD}$			V	$V_{DD} = +4.5V$ , $V_{SS} = 0V$
On Resistance, $R_{ON}$	2.4			$\Omega$ typ	Source voltage ( $V_S$ ) = 0 to $V_{DD}$ , source current ( $I_S$ ) = -10mA, see <a href="#">Figure 50</a>
	3.2	3.8	4.2	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.01			$\Omega$ typ	$V_S = 0$ to $V_{DD}$ , $I_S = -10mA$
	0.12	0.13	0.3	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	0.56			$\Omega$ typ	$V_S = 0$ to $V_{DD}$ , $I_S = -10mA$
	1.0	1.05	1.1	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	±0.1			nA typ	$V_{DD} = +5.5V$
	±0.54	±2.1	±5.7	nA max	$V_S = 4.5V/1V$ , drain voltage ( $V_D$ ) = 1V/4.5V, see <a href="#">Figure 51</a>
Drain Off Leakage, $I_D$ (Off)	±0.2			nA typ	$V_S = 4.5V/1V$ , $V_D = 1V/4.5V$ , see <a href="#">Figure 51</a>
	±1.08	±4.2	±11.4	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	±0.11			nA typ	$V_S = V_D = 1V$ or $4.5V$ , see <a href="#">Figure 52</a>
	±0.58	±2.16	±6	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			$0.65 \times V_L$	V min	$V_L = 1.65V$ to $1.95V$
Input Low Voltage, $V_{INL}$			$0.35 \times V_L$	V max	$V_L = 1.65V$ to $1.95V$
Input High Voltage, $V_{INH}$			2.0	V min	$V_L = 2.7V$ to $3.6V$
Input Low Voltage, $V_{INL}$			0.8	V max	$V_L = 2.7V$ to $3.6V$
Input Current, $I_{INH}$ or $I_{INL}$	0.02			$\mu A$ typ	$V_{INX} = 0V$ or $V_L$
			0.8	$\mu A$ max	
Digital-Input Capacitance, $C_{IN}$	5			pF typ	
Enable Low Voltage, $V_{ENL}$			0.18	V max	
<b>DYNAMIC CHARACTERISTICS</b>					
On Time, $t_{ON}$ (EN)	71			ns typ	Load resistance ( $R_L$ ) = 300 $\Omega$ , load capacitance ( $C_L$ ) = 35pF, $V_S = 3V$ , $V_L = 1.8V$ , see <a href="#">Figure 57</a>
	85	95	100	ns max	
Off Time, $t_{OFF}$ (EN)	110			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 3V$ , $V_L = 1.8V$ , see <a href="#">Figure 57</a>
	130	137	142	ns max	
Transition Time ( $t_{TRANSITION}$ )	35			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 3V$ , $V_L = 1.8V$ , see <a href="#">Figure 58</a>
	41.9	43.6	45.9	ns max	
Break-Before-Make Time Delay ( $t_D$ )	11			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 3V$ , $V_L = 1.8V$ , see <a href="#">Figure 59</a>
	8.4	7.7	7.7	ns min	
Charge Injection, $Q_{INJ}$	4			pC typ	$V_S = 2.5V$ , $R_S = 0\Omega$ , $C_L = 1nF$ , $V_L = 1.8V$ , see <a href="#">Figure 60</a>

## SPECIFICATIONS

Table 2. +5 V Single-Supply Specifications (Continued)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Off Isolation	-68 -48			dB typ dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , frequency (f) = 1MHz, see Figure 53 $R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 10MHz
Channel-to-Channel Crosstalk	-74 -54			dB typ dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 1MHz, see Figure 54 $R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 10MHz
Total Harmonic Distortion, THD	-93 -91 -87			dB typ dB typ dB typ	$R_L = 10\text{k}\Omega$ , 3V p-p, f = 20kHz, see Figure 56 $R_L = 10\text{k}\Omega$ , 3V p-p, f = 100kHz, see Figure 56 $R_L = 10\text{k}\Omega$ , 3V p-p, f = 200kHz, see Figure 56
Total Harmonic Distortion + Noise, THD + N	0.0026			% typ	$R_L = 10\text{k}\Omega$ , 3V p-p, f = 20Hz to 20kHz, see Figure 56
-3dB Bandwidth	300			MHz typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , see Figure 55
Insertion Loss	-0.1			dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 1MHz, see Figure 55
Source Off Capacitance, $C_S$ (Off)	6			pF typ	$V_S = 2.5\text{V}$ , f = 1MHz
Drain Off Capacitance, $C_D$ (Off)	12			pF typ	$V_S = 2.5\text{V}$ , f = 1MHz
Drain On Capacitance, $C_D$ (On), Source On Capacitance, $C_S$ (On)	18			pF typ	$V_S = 2.5\text{V}$ , f = 1MHz
POWER REQUIREMENTS					
Positive Supply Current, $I_{DD}$	1.0 1.4			$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{DD} = +5.5\text{V}$ , $V_{SS} = 0\text{V}$ , $V_L = 1.8\text{V}$ Digital inputs = 0V or $V_L$ V
Negative Supply Current, $I_{SS}$	0.64 10	1.62 11	1.62 91	nA typ nA max	Digital inputs = 0V or $V_L$ V
Digital Supply Current, $I_L$	0.05 1.5			nA typ nA max	Digital inputs = 0V or $V_L$ V

## +3V SINGLE SUPPLY

$V_{DD} = +2.7\text{V}$  to  $3.6\text{V}$ ,  $V_{SS} = 0\text{V}$ , GND = 0V, and  $V_L = 1.65\text{V}$  to  $3.6\text{V}$ , unless otherwise noted.

Table 3. +3V Single-Supply Specifications

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range	$V_{SS}$ to $V_{DD}$			V	$V_{DD} = 2.7\text{V}$ , $V_{SS} = 0\text{V}$
On Resistance, $R_{ON}$	3.9 6.8	7.6	8.0	$\Omega$ typ max	$V_S = 0$ to $V_{DD}$ , $I_S = -10\text{mA}$ , see Figure 50
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.02			$\Omega$ typ	$V_S = 0$ to $V_{DD} = -10\text{mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	0.21 1.1 2.1	0.25 1.1 2.3	0.3 1.1 2.4	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0$ to $V_{DD} = -10\text{mA}$
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.01$ $\pm 0.032$	$\pm 0.08$	$\pm 0.5$	nA typ nA max	$V_{DD} = 3.6\text{V}$ , $V_{SS} = 0\text{V}$ $V_S = 3.3\text{V}/1\text{V}$ , $V_D = 1\text{V}/3.3\text{V}$ , see Figure 51
Drain Off Leakage, $I_D$ (Off)	$\pm 0.02$ $\pm 0.064$	$\pm 0.16$	$\pm 1$	nA typ nA max	$V_S = 3.3\text{V}/1\text{V}$ , $V_D = 1\text{V}/3.3\text{V}$ , see Figure 51
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.02$ $\pm 0.072$	$\pm 0.16$	$\pm 0.77$	nA typ nA max	$V_S = V_D = 3.3\text{V}$ or $1\text{V}$ , see Figure 52
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			$0.65 \times V_L$	V min	$V_L = 1.65\text{V}$ to $1.95\text{V}$
Input Low Voltage, $V_{INL}$			$0.35 \times V_L$	V max	$V_L = 1.65\text{V}$ to $1.95\text{V}$
Input High Voltage, $V_{INH}$			2.0	V min	$V_L = 2.7\text{V}$ to $3.6\text{V}$
Input Low Voltage, $V_{INL}$			0.8	V max	$V_L = 2.7\text{V}$ to $3.6\text{V}$

## SPECIFICATIONS

Table 3. +3V Single-Supply Specifications (Continued)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Input High Current, $I_{INH}$ or $I_{INL}$	0.02		0.8	$\mu A$ typ $\mu A$ max	$V_{INX} = 0V$ or $V_L$
Digital-Input Capacitance, $C_{IN}$	5			pF typ	
Enable Low Voltage, $V_{ENL}$			0.18	V max	
DYNAMIC CHARACTERISTICS					
On Time, $t_{ON}$ (EN)	109			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see Figure 57
Off Time, $t_{OFF}$ (EN)	128	145	155	ns max	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see Figure 57
	228			ns typ	
Transition Time ( $t_{TRANSITION}$ )	267	284	293	ns max	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see Figure 58
	42			ns typ	
Break-Before-Make Time Delay ( $t_D$ )	51	55	57	ns max	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see Figure 59
	15			ns typ	
Charge Injection, $Q_{INJ}$	11	10	10	ns min	$V_S = 1.5V$ , $R_S = 0\Omega$ , $C_L = 1nF$ , $V_L = 1.8V$ , see Figure 60
	1.99			pC typ	
Off Isolation	-68			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , frequency (f) = 1MHz, see Figure 53
	-48				
Channel-to-Channel Crosstalk	-74			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz
	-54			dB typ	
Total Harmonic Distortion, THD	-87			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, see Figure 54
	-86			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz
	-83			dB typ	$R_L = 10k\Omega$ , 1.5V p-p, f = 10MHz
				dB typ	$R_L = 10k\Omega$ , 1.5V p-p, f = 100kHz, see Figure 56
Total Harmonic Distortion + Noise, THD + N	0.005			% typ	$R_L = 10k\Omega$ , 1.5V p-p, f = 200kHz, see Figure 56
-3dB Bandwidth	320			MHz typ	$R_L = 10k\Omega$ , 1.5V p-p, f = 20Hz to 20kHz, see Figure 56
Insertion Loss	-0.3			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , see Figure 55
Source Off Capacitance, $C_S$ (Off)	6			pF typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, see Figure 55
Drain Off Capacitance, $C_D$ (Off)	12			pF typ	$V_S = 1.5V$ , f = 1MHz
Drain On Capacitance, $C_D$ (On), Source On Capacitance, $C_S$ (On)	18			pF typ	$V_S = 1.5V$ , f = 1MHz
POWER REQUIREMENTS					
Positive Supply Current, $I_{DD}$	0.17			$\mu A$ typ	$V_{DD} = 3.6V$ , $V_{SS} = 0V$ , $V_L = 1.8V$
	0.26	0.31	0.31	$\mu A$ max	Digital inputs = 0V or $V_L$ V
Negative Supply Current, $I_{SS}$	0.64			nA typ	Digital inputs = 0V or $V_L$ V
	10	11	91	nA max	
Digital Supply Current, $I_L$	0.05			nA typ	Digital inputs = 0V or $V_L$ V
	1.5	3.0	20	nA max	

## +1.8V SINGLE SUPPLY

$V_{DD} = 1.71V$  to  $1.95V$ ,  $V_{SS} = 0V$ , GND = 0V, and  $V_L = 1.65V$  to  $3.6V$ , unless otherwise noted.

Table 4. +1.8V Single-Supply Specifications

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range	$V_{SS}$ to $V_{DD}$			V	$V_{DD} = 1.71V$ , $V_{SS} = 0V$
On Resistance, $R_{ON}$	19.2			$\Omega$ typ	$V_S = 0$ to $V_{DD}$ , $I_S = -10mA$ , see Figure 50

## SPECIFICATIONS

Table 4. +1.8V Single-Supply Specifications (Continued)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
On-Resistance Match Between Channels, $\Delta R_{ON}$	63 0.16	77	77	$\Omega$ max $\Omega$ typ	$V_S = 0$ to $V_{DD} = -10\text{mA}$
On-Resistance Flatness, $R_{FLAT(ON)}$	0.8 14.5 56	1.11 14.5 72	1.11 14.5 72	$\Omega$ max $\Omega$ typ $\Omega$ max	$V_S = 0$ to $V_{DD} = -10\text{mA}$
LEAKAGE CURRENTS					$V_{DD} = 1.95\text{V}$ , $V_{SS} = 0\text{V}$
Source Off Leakage, $I_S$ (Off)	$\pm 0.01$ $\pm 0.032$	$\pm 0.08$	$\pm 0.5$	nA typ nA max	$V_S = 0.6\text{V}/1.65\text{V}$ , $V_D = 1.65\text{V}/0.6\text{V}$ , see <a href="#">Figure 51</a>
Drain Off Leakage, $I_D$ (Off)	$\pm 0.02$ $\pm 0.064$	$\pm 0.16$	$\pm 1$	nA typ nA max	$V_S = 1.65\text{V}/0.6\text{V}$ , $V_D = 0.6\text{V}/1.65\text{V}$ , see <a href="#">Figure 51</a>
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.02$ $\pm 0.072$	$\pm 0.16$	$\pm 0.77$	nA typ nA max	$V_S = V_D = 0.6\text{V}$ or $1.65\text{V}$ , see <a href="#">Figure 52</a>
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			$0.65 \times V_L$	V min	$V_L = 1.65\text{V}$ to $1.95\text{V}$
Input Low Voltage, $V_{INL}$			$0.35 \times V_L$	V max	$V_L = 1.65\text{V}$ to $1.95\text{V}$
Input High Voltage, $V_{INH}$			2.0	V min	$V_L = 2.7\text{V}$ to $3.6\text{V}$
Input Low Voltage, $V_{INL}$			0.8	V max	$V_L = 2.7\text{V}$ to $3.6\text{V}$
Input High Current, $I_{INH}$ or $I_{INL}$	0.02			$\mu\text{A}$ typ $\mu\text{A}$ max	$V_{INX} = 0\text{V}$ or $V_L$
Digital-Input Capacitance, $C_{IN}$	5			pF typ	
Enable Low Voltage, $V_{ENL}$			0.18	V max	
DYNAMIC CHARACTERISTICS					
On Time, $t_{ON}$ (EN)	215 254			ns typ ns max	$R_L = 300\Omega$ , $C_L = 35\text{pF}$ , $V_S = 1\text{V}$ , $V_L = 1.8\text{V}$ , see <a href="#">Figure 57</a>
Off Time, $t_{OFF}$ (EN)	514 599	297 628	292 636	ns typ ns max	$R_L = 300\Omega$ , $C_L = 35\text{pF}$ , $V_S = 1\text{V}$ , $V_L = 1.8\text{V}$ , see <a href="#">Figure 57</a>
Transition Time ( $t_{TRANSITION}$ )	70 88			ns typ ns max	$R_L = 300\Omega$ , $C_L = 35\text{pF}$ , $V_S = 1\text{V}$ , $V_L = 1.8\text{V}$ , see <a href="#">Figure 58</a>
Break-Before-Make Time Delay ( $t_D$ )	32 24	92 22	94 22	ns typ ns min	$R_L = 300\Omega$ , $C_L = 35\text{pF}$ , $V_S = 1\text{V}$ , $V_L = 1.8\text{V}$ , see <a href="#">Figure 59</a>
Charge Injection, $Q_{INJ}$	0.85			pC typ	$V_S = 0.9\text{V}$ , $R_S = 0\Omega$ , $C_L = 1\text{nF}$ , $V_L = 1.8\text{V}$ , see <a href="#">Figure 60</a>
Off Isolation	-68 -48			dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , frequency (f) = 1MHz, see <a href="#">Figure 53</a> $R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 10MHz
Channel-to-Channel Crosstalk	-74 -54			dB typ dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 1MHz, see <a href="#">Figure 54</a> $R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 10MHz
Total Harmonic Distortion, THD	-66 -63 -59			dB typ dB typ dB typ	$R_L = 10\text{k}\Omega$ , 1.5V p-p, f = 20kHz, see <a href="#">Figure 56</a> $R_L = 10\text{k}\Omega$ , 1.5V p-p, f = 100kHz, see <a href="#">Figure 56</a> $R_L = 10\text{k}\Omega$ , 1.5V p-p, f = 200kHz, see <a href="#">Figure 56</a>
Total Harmonic Distortion + Noise, THD + N	0.05			% typ	$R_L = 10\text{k}\Omega$ , 1.5V p-p, f = 20Hz to 20kHz, see <a href="#">Figure 56</a>
-3dB Bandwidth	400			MHz typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , see <a href="#">Figure 55</a>
Insertion Loss	-1.1			dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , f = 1MHz, see <a href="#">Figure 55</a>
Source Off Capacitance, $C_S$ (Off)	6			pF typ	$V_S = 0.9\text{V}$ , f = 1MHz
Drain Off Capacitance, $C_D$ (Off)	12			pF typ	$V_S = 0.9\text{V}$ , f = 1MHz
Drain On Capacitance, $C_D$ (On), Source On Capacitance, $C_S$ (On)	18			pF typ	$V_S = 0.9\text{V}$ , f = 1MHz
POWER REQUIREMENTS					$V_{DD} = 1.95\text{V}$ , $V_{SS} = 0\text{V}$ , $V_L = 1.8\text{V}$
Positive Supply Current, $I_{DD}$	0.01 0.26			nA typ $\mu\text{A}$ max	Digital inputs = 0V or $V_L$ V

## SPECIFICATIONS

Table 4. +1.8V Single-Supply Specifications (Continued)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Negative Supply Current, $I_{SS}$	0.64			nA typ	Digital inputs = 0V or $V_L$ V
	10	11	91	nA max	
Digital Supply Current, $I_L$	0.05			nA typ	Digital inputs = 0V or $V_L$ V
	1.5	3.0	20	nA max	

## ±2.5V DUAL SUPPLY

$V_{DD} = +2.5V \pm 10\%$ ,  $V_{SS} = -2.5V \pm 10\%$ , GND = 0V, and  $V_L = 1.65V$  to  $1.95V$ , unless otherwise noted.

Table 5. ±2.5 V Dual-Supply Specifications

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range	$V_{SS}$ to $V_{DD}$			V	$V_{DD} = +2.25V$ , $V_{SS} = -2.25V$
On Resistance, $R_{ON}$	2.4			$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD}$ , $I_S = -10mA$ , see <a href="#">Figure 50</a>
	3.2	3.8	4.2	$\Omega$ max	
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.01			$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD} = -10mA$
	0.12	0.13	0.3	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	0.56			$\Omega$ typ	$V_S = V_{SS}$ to $V_{DD} = -10mA$
	1.0	1.05	1.1	$\Omega$ max	
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.3$			nA typ	$V_{DD} = +2.75V$ , $V_{SS} = -2.75V$
	$\pm 0.54$	$\pm 2.1$	$\pm 5.7$	nA max	$V_S = +2.25V/-2.25V$ , $V_D = -2.25V/+2.25V$ , see <a href="#">Figure 51</a>
Drain Off Leakage, $I_D$ (Off)	$\pm 0.6$			nA typ	$V_S = +2.25V/-2.25V$ , $V_D = -2.25V/+2.25V$ , see <a href="#">Figure 51</a>
	$\pm 1.08$	$\pm 4.2$	$\pm 11.4$	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	$\pm 0.31$			nA typ	$V_S = V_D = -2.25V$ or $+1.25V$ , see <a href="#">Figure 52</a>
	$\pm 0.58$	$\pm 2.16$	$\pm 6$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			$0.65 \times V_L$	V min	$V_L = 1.65V$ to $1.95V$
Input Low Voltage, $V_{INL}$			$0.35 \times V_L$	V max	$V_L = 1.65V$ to $1.95V$
Input High Current, $I_{INH}$ or $I_{INL}$	0.02			$\mu A$ typ	$V_{INx} = 0V$ or $V_L$
			0.8	$\mu A$ max	
Digital-Input Capacitance, $C_{IN}$	5			pF typ	
Enable Low Voltage, $V_{ENL}$			0.18	V max	
DYNAMIC CHARACTERISTICS					
On Time, $t_{ON}$ (EN)	125			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see <a href="#">Figure 57</a>
	147	166	177	ns max	
Off Time, $t_{OFF}$ (EN)	306			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see <a href="#">Figure 57</a>
	358	381	393	ns max	
Transition Time ( $t_{TRANSITION}$ )	36			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see <a href="#">Figure 58</a>
	43	47	49	ns max	
Break-Before-Make Time Delay ( $t_D$ )	12			ns typ	$R_L = 300\Omega$ , $C_L = 35pF$ , $V_S = 1.5V$ , $V_L = 1.8V$ , see <a href="#">Figure 59</a>
	9.6	8.8	8.8	ns min	
Charge Injection, $Q_{INJ}$	3.5			pC typ	$V_S = 0V$ , $R_S = 0\Omega$ , $C_L = 1nF$ , $V_L = 1.8V$ , see <a href="#">Figure 60</a>
Off Isolation	-68			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , frequency (f) = 1MHz, see <a href="#">Figure 53</a>
	-48				$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz
Channel-to-Channel Crosstalk	-74			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 1MHz, see <a href="#">Figure 54</a>
	-54			dB typ	$R_L = 50\Omega$ , $C_L = 5pF$ , f = 10MHz

## SPECIFICATIONS

Table 5.  $\pm 2.5$  V Dual-Supply Specifications (Continued)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Total Harmonic Distortion, THD	-99			dB typ	$R_L = 10\text{k}\Omega$ , 3V p-p, $f = 20\text{kHz}$ , see <a href="#">Figure 56</a>
	-95			dB typ	$R_L = 10\text{k}\Omega$ , 3V p-p, $f = 100\text{kHz}$ , see <a href="#">Figure 56</a>
	-90			dB typ	$R_L = 10\text{k}\Omega$ , 3V p-p, $f = 200\text{kHz}$ , see <a href="#">Figure 56</a>
Total Harmonic Distortion + Noise, THD + N	0.002			% typ	$R_L = 10\text{k}\Omega$ , 3V p-p, $f = 20\text{Hz}$ to $20\text{kHz}$ , see <a href="#">Figure 56</a>
-3dB Bandwidth	300			MHz typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , see <a href="#">Figure 55</a>
Insertion Loss	-0.1			dB typ	$R_L = 50\Omega$ , $C_L = 5\text{pF}$ , $f = 1\text{MHz}$ , see <a href="#">Figure 55</a>
Source Off Capacitance, $C_S$ (Off)	6			pF typ	$V_S = 0\text{V}$ , $f = 1\text{MHz}$
Source Off Capacitance, $C_D$ (Off)	12			pF typ	$V_S = 0\text{V}$ , $f = 1\text{MHz}$
Drain On Capacitance, $C_D$ (On), Source On Capacitance, $C_S$ (On)	18			pF typ	$V_S = 0\text{V}$ , $f = 1\text{MHz}$
POWER REQUIREMENTS					$V_{DD} = +2.75\text{V}$ , $V_{SS} = -2.75\text{V}$ , $V_L = 1.8\text{V}$
Positive Supply Current, $I_{DD}$	0.013			$\mu\text{A}$ typ	Digital inputs = 0V or $V_L$
	0.26	0.31	0.31	$\mu\text{A}$ max	
Negative Supply Current, $I_{SS}$	0.06			nA typ	Digital inputs = 0V or $V_L$
	10	13	105	nA max	
Digital Supply Current, $I_L$	0.05			$\mu\text{A}$ typ	Digital inputs = 0V or $V_L$
	1.5	3.0	20	nA max	



## SPECIFICATIONS

## CONTINUOUS CURRENT PER CHANNEL, SX OR DX

Table 6. One Channel On, Per Channel Specifications

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, SxA, SxB, or Dx <sup>1</sup> ( $\theta_{JA} = 150\text{ }^{\circ}\text{C/W.}$ )				
$V_{DD} = +5V, V_{SS} = 0V$	254	111	44	mA maximum
$V_{DD} = +3V, V_{SS} = 0V$	196	97	43	mA maximum
$V_{DD} = 1.8V, V_{SS} = 0V$	123	73	39	mA maximum
$V_{DD} = 2.5V, V_{SS} = -2.5V$	239	108	44	mA maximum

<sup>1</sup> SxA refers to S1A/S2A pins, SxB refers to S1B/S2B pins, and Dx refers to the D1/D2 pins.

Table 7. Two Channels On, Per Channel Specifications

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, SxA, SxB, or Dx <sup>1</sup> ( $\theta_{JA} = 150\text{ }^{\circ}\text{C/W.}$ )				
$V_{DD} = +5V, V_{SS} = 0V$	194	97	43	mA maximum
$V_{DD} = +3V, V_{SS} = 0V$	149	83	41	mA maximum
$V_{DD} = 1.8V, V_{SS} = 0V$	93	60	36	mA maximum
$V_{DD} = 2.5V, V_{SS} = -2.5V$	182	94	43	mA maximum

<sup>1</sup> SxA refers S1A/S2A pins, SxB refers to S1B/S2B pins, and Dx refers to the D1/D2 pins.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 8. Absolute Maximum Ratings**

Parameter	Rating
$V_{DD}$ to $V_{SS}$	6V
$V_{DD}$ to GND	-0.3V to +6V
$V_{SS}$ to GND	+0.3V to -6V
$V_L$ to GND	-0.3V to +6V
$V_L$ to $V_{SS}$	6V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$ or 30mA, whichever occurs first
Digital Inputs <sup>2</sup>	GND - 0.3V to $V_{SS}$ or 30mA, whichever occurs first
Peak Current, SxA, SxB, or Dx Pins <sup>3</sup>	682mA (pulsed at 1ms, 10% duty-cycle maximum)
Continuous Current, SxA/SxB or Dx Pins <sup>3</sup>	Data Table 6 and Table 7 + 15%
Temperature	
Operating Range	-40°C to +125°C
Storage Range	-65°C to +150°C
Junction	150°C
Reflow Soldering Peak, Pb-Free	As per JEDEC J-STD-020

<sup>1</sup> Overvoltages at the INx, SxA/SxB, and Dx pins are clamped by internal diodes. Current must be limited to the maximum ratings given.

<sup>2</sup> Overvoltages at the INx digital-input pins are clamped by internal diodes.

<sup>3</sup> SxA refers to the S1A and S2A pins, SxB refers to the S1B and S2B pins, and Dx refers to the D1 and D2 pins.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

$\theta_{JA}$  is the natural convection junction-to-ambient thermal resistance measured in a one cubic foot sealed enclosure, and  $\theta_{JCB}$  is the junction to the bottom of case thermal resistance.

**Table 9. Thermal Resistance**

Package Type	$\theta_{JA}$	$\theta_{JCB}$	Unit
CC-16-10 <sup>1</sup>	150	74.8	°C/W

<sup>1</sup> Thermal impedance simulated values are based on JEDEC 2S2P thermal test board without thermal vias. See JEDEC JESD-51.

## ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD-protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

Field induced charged-device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

## ESD Ratings for the ADG1736

**Table 10. ADG1736, 16-Lead LGA**

ESD Model	Withstand Threshold (V)	Class
HBM <sup>1</sup>	±4000	3A
FICDM	±1250	C3


<sup>1</sup> For the input and output port to the supplies, the input and output port to the input and output port, and all other inputs.

## ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES
- 1. EXPOSED PAD TIED TO SUBSTRATE,  $V_{SS}$ .
  - 2. NIC = NOT INTERNALLY CONNECTED.

Figure 2. Pin Configuration

Table 11. Pin Function Descriptions







Pin No.	Mnemonic	Description
1	S1A	Source Terminal 1A. This pin can be an input or output.
2	IN1	Digital Control Input. Logic state controls the status of the switch S1x to D1.
3	AGND	Ground (0V) Reference.
4	S1B	Source Terminal 1B. This pin can be an input or output.
5, 9, 14, 16	NIC	Not Internally Connected.
6	D1	Drain Terminal 1. This pin can be an input or output.
7	$V_{SS}$	Most Negative Power-Supply Potential. Decouple the $V_{SS}$ pin using a 0.1 $\mu$ F capacitor to GND.
8	D2	Drain Terminal 2. This pin can be an input or output.
10	S2B	Source Terminal 2B. This pin can be an input or output.
11	$V_L/EN$	Digital Logic Power Supply, alternatively, Active High Digital Input. When the EN pin is low, the device is disabled, and all switches are off. When the EN pin is high, INx logic inputs determine the on channels.
12	IN2	Digital Control Input. Logic state controls the status of the switch S2x to D2.
13	S2A	Source Terminal 2. This pin can be an input or output.
15	$V_{DD}$	Most Positive Power-Supply Potential. Decouple the $V_{DD}$ pin using a 0.1 $\mu$ F capacitor to GND.
EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $V_{SS}$ .

Table 12. ADG1736 Truth Table

EN	INx	SxA	SxB
0	X <sup>1</sup>	Off	Off
1	0	Off	On
1	1	On	Off

<sup>1</sup> X is don't care.

## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 3. On Resistance vs.  $V_S$  or  $V_D$ , 5V Single SupplyFigure 6. On Resistance vs.  $V_S$  or  $V_D$ , 1.2V Single SupplyFigure 4. On Resistance vs.  $V_S$  or  $V_D$ , 3V Single SupplyFigure 7. On Resistance vs.  $V_S$  or  $V_D$ , 2.5V Dual SupplyFigure 5. On Resistance vs.  $V_S$  or  $V_D$ , 1.8V Single SupplyFigure 8. On Resistance vs.  $V_S$  or  $V_D$  for Different Temperatures, +5V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS





Figure 9. On Resistance vs.  $V_S$  or  $V_D$  for Different Temperatures, +3V Single SupplyFigure 12. On Resistance vs.  $V_S$  or  $V_D$  for Different Temperatures,  $\pm 2.5V$  Dual SupplyFigure 10. On Resistance vs.  $V_S$  or  $V_D$  for Different Temperatures, +1.8V Single Supply

Figure 13. On Leakage Currents vs. Temperature, +5V Single Supply



Figure 11. On Resistance vs.  $V_S$  or  $V_D$  for Different Temperatures, +1.2V Single Supply

Figure 14. On Leakage Currents vs. Temperature, +3V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 15. On Leakage Currents vs. Temperature, +1.8V Single Supply




Figure 18. Off Leakage Currents vs. Temperature, +3V Single Supply




Figure 16. Leakage Currents vs. Temperature, ±2.5V Dual Supply




Figure 19. Off Leakage Currents vs. Temperature, +1.8V Single Supply




Figure 17. Off Leakage Currents vs. Temperature, +5V Single Supply




Figure 20. Off Leakage Currents vs. Temperature, ±2.5V Dual Supply

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 21. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +5V Single Supply, 25°C




Figure 24. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +3V Single Supply, 25°C




Figure 22. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +5V Single Supply, 85°C




Figure 25. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +3V Single Supply, 85°C




Figure 23. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +5V Single Supply, 125°C




Figure 26. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +3V Single Supply, 125°C

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 27. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +1.8V Single Supply, 25°C




Figure 30. Leakage Currents as a Function of  $V_S$  ( $V_D$ ),  $\pm 2.5V$  Dual Supply, 25°C




Figure 28. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +1.8V Single Supply, 85°C




Figure 31. Leakage Currents as a Function of  $V_S$  ( $V_D$ ),  $\pm 2.5V$  Dual Supply, 85°C




Figure 29. Leakage Currents as a Function of  $V_S$  ( $V_D$ ), +1.8V Single Supply, 125°C




Figure 32. Leakage Currents as a Function of  $V_S$  ( $V_D$ ),  $\pm 2.5V$  Dual Supply, 125°C



## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 33. On Time vs. Temperature for Single Supply (SS) and Dual Supply (DS)




Figure 36. Break-Before-Make Time Delay vs. Temperature for Single Supply (SS) and Dual Supply (DS)




Figure 34. Off Time vs. Temperature for Single Supply (SS) and Dual Supply (DS)



Figure 37. Charge Injection ( $Q_{INJ}$ ) vs.  $V_S$ 

Figure 35. Transition Time vs. Temperature for Single Supply (SS) and Dual Supply (DS)




Figure 38. Off Isolation vs. Frequency, +5V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 39. Crosstalk vs. Frequency, +5V Single Supply




Figure 40. Insertion Loss vs. Frequency, +5V Single Supply





Figure 41. On Capacitance vs.  $V_S$ Figure 42. Source Off Capacitance vs.  $V_S$ Figure 43. Drain Off Capacitance vs.  $V_S$ 

Figure 44. AC Power Supply Rejection Ratio (PSRR) vs. Frequency, +5V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 45. THD vs. Frequency




Figure 46. THD + N vs. Frequency




Figure 47. THD + N vs. Frequency, +1.8V Single Supply




Figure 48. Digital Supply Current vs. Logic Level




Figure 49. Positive Supply Current vs. Digital Supply

## TEST CIRCUITS




Figure 50. On Resistance




Figure 51. Off Leakage




Figure 52. On Leakage




Figure 53. Off Isolation




Figure 54. Channel-to-Channel Crosstalk

## TEST CIRCUITS




Figure 55. Bandwidth




Figure 56. THD + Noise



Figure 57. Enable Delay,  $t_{ON}(EN)$  and  $t_{OFF}(EN)$ 

Figure 58. Switching Times

TEST CIRCUITS




Figure 59. Break-Before-Make Time Delay,  $t_b$





Figure 60. Charge Injection



NOTES  
1. BOARD AND COMPONENT EFFECTS ARE NOT DE-EMBEDDED FROM THE AC PSRR MEASUREMENT.  
2. NC = NO CONNECT.

Figure 61. AC PSRR

## TERMINOLOGY

**I<sub>DD</sub>**

The positive supply current.

**I<sub>SS</sub>**

The negative supply current.

**I<sub>VL</sub>**

The digital supply current.

**V<sub>D</sub> and V<sub>S</sub>**

The analog voltage on Terminal D and Terminal S.

**R<sub>ON</sub>**

The ohmic resistance between Terminal D and Terminal S.

**R<sub>FLAT(ON)</sub>**

The difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

**ΔR<sub>ON</sub>**

The difference between the R<sub>ON</sub> of any two channels.

**I<sub>S</sub> Off**

The source leakage current with the switch off.

**I<sub>D</sub> Off**

The drain leakage current with the switch off.

**I<sub>D</sub> I<sub>S</sub> On**

The channel leakage current with the switch on.

**V<sub>D</sub> AND V<sub>S</sub>**

Analog voltages on Terminal D and Terminal S.

**V<sub>ENL</sub>**

The maximum enable voltage to ensure the switch channels are turned off.

**V<sub>INL</sub>**

The maximum input voltage for Logic 0.

**V<sub>INH</sub>**

The minimum input voltage for Logic 1.

**I<sub>INL</sub>, I<sub>INH</sub>**

The input current of the digital input when high or when low.

**C<sub>S</sub> (Off) and C<sub>D</sub> (Off)**

The off switch source and drain capacitance for the off condition, which is measured with reference to ground.

**C<sub>D</sub> (On) and C<sub>S</sub> (On)**

The on switch drain and source capacitance for the on condition, which is measured with reference to ground.

**C<sub>IN</sub>**

The digital input capacitance.

**t<sub>ON</sub>**

The delay between the 50% and 90% points of the digital control input and the output switching on.

**t<sub>OFF</sub>**

The delay between the 50% and 10% points of the digital control input and the output switching off.

**t<sub>Transition</sub>**

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address to another.

**t<sub>D</sub>**

The off-time measured between the 80% point of both switches when switching from one address state to another.

**Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

**Off Isolation**

A measure of unwanted signal coupling through an off switch.

**Channel-to-Channel Crosstalk**

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

**Bandwidth**

The frequency at which the output is attenuated by 3 dB.

**Insertion Loss**

The loss due to the on resistance of the switch.

**TOTAL HARMONIC DISTORTION (THD)**

THD is the ratio of the sum of the powers of all harmonic components to the power of the fundamental frequency.

**Total Harmonic Distortion + Noise (THD + N)**

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

**TERMINOLOGY****AC Power Supply Rejection Ratio (AC PSRR)**

A measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The DC voltage on the device is modulated by a sine wave of 0.62V p-p. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the AC PSRR.



## THEORY OF OPERATION

### SWITCH ARCHITECTURE

The ADG1736 is an analog multiplexer containing two independently selectable SPDT switches that are compatible with a wide range of power supply voltages.

The ADG1736 is designed for precision applications where size and channel density are a priority. The ADG1736 gives an optimal balance of low on resistance ( $2.4\Omega$  typical), and low leakage currents ( $0.01\text{nA}$ , typical) in a very small  $2\text{mm} \times 2\text{mm}$  LGA package, to suit a very broad range of user applications.

### $V_L$ FLEXIBILITY

The absolute maximum voltage rating for the digital control input pins ( $\text{INx}$ ) is  $-0.3\text{V}$  to  $6\text{V}$  for single supply operation or  $V_{SS}$  for dual supply operation. The digital control inputs are not limited to the external  $V_L$  supply or  $V_{DD}$ . This allows the digital input voltages to be present without the  $V_L$  supply and gives the ability to use the  $V_L$  pin as an enable pin for all four switch channels in the ADG1736. Regardless of the input voltage on the digital input pins, if  $V_L = 0\text{V}$ , all of the switch channels will be off. This flexibility also allows  $V_L$  voltages higher than  $V_{DD}$  if required, just ensure not to violate the  $6\text{V}$  maximum voltage rating between  $V_L$  and  $V_{SS}$ .

### 3V AND 1.8V JEDEC COMPLIANCE

An external  $V_L$  supply provides flexibility for lower logic levels. The following  $V_L$  conditions must be satisfied for the switch to operate in either  $3\text{V}$  or  $1.8\text{V}$  logic operation:

- ▶  $V_L = 2.7\text{V}$  to  $3.6\text{V}$  for  $3\text{V}$  logic
- ▶  $V_L = 1.65\text{V}$  to  $1.95\text{V}$  for  $1.8\text{V}$  logic

## APPLICATIONS INFORMATION

## DATA ACQUISITION SYSTEM CALIBRATION

ADG1736 can be used in a broad variety of applications to add flexibility and configurations to systems that require low voltage switching of precision analog signals, digital signals, and low voltage power supplies. Figure 62 shows a typical application where the ADG1736 is used in a differential analog input to a data acquisition system. The small package size of the ADG1736 provides advantages in applications that are area constrained, and the flexible supply voltage allows the ADG1736 to adapt to the existing system power supply ranges.




Figure 62. Typical Application

## POWER-SUPPLY RAILS

To guarantee correct operation of the ADG1736, 0.1µF decoupling capacitors are required on the  $V_{DD}$ ,  $V_{SS}$ , and  $V_L$  supply pins.

The ADG1736 can operate with single supplies from +1.08V to +5.5V and dual supplies between  $\pm 1.08V$  to  $\pm 2.75V$ . The supplies on  $V_{DD}$  and  $V_{SS}$  do not have to be asymmetrical. However, the  $V_{DD}$  to  $V_{SS}$  range must not exceed 5.5V as stated in Table 1.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a 3V unipolar power solution is shown in Figure 63. The ADP162 ultra-low quiescent current, 150mA, CMOS linear regulator generates a positive supply rail for the ADG1736 along with other components such as amplifiers and/or a precision converter in a typical signal chain.




Figure 63. Power Supply Recommendation

## OUTPUT LOAD FOR REDUCED OVERSHOOT

The ADG1736 can toggle at a very high speed. Typically 71ns for  $T_{ON}(EN)$  and 110ns for  $T_{OFF}(EN)$ . These very high switching speeds are an advantage in systems such as high speed digital circuits or communications systems. However, depending on the load at the output of the switch circuit, the very fast switching action can cause voltage overshoots to occur. Depending on the switch supply voltage and the level of the signal voltage through the switch, an overshoot can cause the voltage at the output of the switch to go beyond the supply voltage and exceed the absolute ratings for the ADG1736. Adding extra load capacitance is a practical solution to mitigate these overshoots, ensuring the output voltage remains within safe limits.




Figure 64. ADG1736 Overshoot

OUTLINE DIMENSIONS




Figure 65. 16-Lead Land Grid Array [LGA]  
2mm × 2mm Body and 0.74mm Package Height  
(CC-16-10)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature	Package Description	Package Option	Package Quantity
ADG1736BCCZ-RL7	-40°C to +125°C	16-Terminal Land Grid Array [LGA]	CC-16-10	Reel, 1500

<sup>1</sup> Z = RoHS Compliant Part.

EVALUATION BOARDS

Model <sup>1</sup>	Description
EVAL-ADG1736ARDZ	Evaluation Board

<sup>1</sup> Z = RoHS Compliant Part.