**General Description**

The MAXQ1065 is a security coprocessor that provides turnkey cryptographic functions for root-of-trust, mutual authentication, data confidentiality and integrity, secure boot, secure firmware update, and secure communications with generic key exchange and bulk encryption or complete TLS support. The device integrates 8KB of secure storage for user data, keys, certificates, and counters with user-defined access control and life cycle management. It also has a configurable output pin and a tamper input pin. Commands are accessible through a standard SPI interface.

The MAXQ1065's low power consumption makes it suitable for battery-powered applications, and the extremely reduced footprint and pin count allow easy integration into medical and wearable devices. Its lifetime and operating range make it compatible with long-term deployments in harsh environments. The MAXQ1065 life cycle management allows flexible access control rules during the major life cycle stages of the device. Secure key loading protocol and secure factory preprogramming are available.

DeepCover® embedded security solutions cloak sensitive data under multiple layers of advanced security to provide the most secure key storage possible. To protect against device-level security attacks, invasive and noninvasive countermeasures are implemented including active die shield, encrypted storage of keys using the ChipDNA PUF technology, and externally callable algorithmic subroutines.

**Applications**

The MAXQ1065 enhances the security of connected embedded systems in applications such as industrial IoT, SCADA, medical equipment, building and home automation, smart city, smart metering. It is a key element for the cybersecurity of infrastructures and connected device network nodes, routers, and gateways. It is ideally suited for:

- Secure Communication: Key Exchange, TLS
- Secure Data Storage
- Mutual Authentication
- Certificate Management
- Anti-cloning, Anti-counterfeiting, Feature and Usage Control
- System-Level Tamper Protection and Integrity
- Secure Boot, Secure Firmware Update

**Benefits and Features**

- ECC Compute Engine Using Curve NIST P-256
  - FIPS-186 ECDSA
  - NIST SP800-56Ar3 Key Exchange with Static Unified Model, C(0e, 2s, ECC CDH) with One-Step Key Derivation Using SHA-256
  - On-Board EC Key Generation with SP800-90B/A
- SHA-2 Compute Engine
  - NIST FIPS-180-4 SHA2-256, HMAC-SHA-256
- AES Compute Engine with 128 and 256 Key Sizes
  - ECB, CBC, CCM, GCM Cipher Modes
  - CBC-MAC, CMAC Message Authentication Codes
  - Onboard AES Key Generation with SP800-90A/B
- True Random Number Generator (TRNG)
  - NIST SP800-90A/C Compliant
  - NIST SP800-90B Entropy Source
- Secure Communication
  - TLS/DTLS 1.2 Handshake and Record Layer
  - ECDSA Authentication
  - ECDHE Key Exchange
  - AES-GCM or CCM Record Layer
  - SP800-56Ar3-Based Key Exchange
- X.509 v3 Certificate Support
  - Storage of Root and Device Certificates
  - Onboard Verification of Chains of Certificates
  - ECDSA Verification on Supported Curves
- High-Speed Interface for Host Microcontroller Communication
  - 10MHz SPI with Mode 0 or Mode 3 Operation
- 8KB User Flash Array with ChipDNA PUF Encryption
- Unique, Unalterable Factory-Programmed ID Number
- Tamper Input Detects System-Level Intrusion
- Secure Factory Provisioning Service
- 12-Pin, 3mm x 3mm TDFN Package
- -40°C to +105°C, 1.62V to 3.63V
- Low-Power Operation: 100nA (typ) in Standby

**Request MAXQ1065 Security User Guide**

Ordering Information appears at end of data sheet.

ChipDNA is a trademark of Maxim Integrated Products, Inc. DeepCover is a registered trademark of Maxim Integrated Products, Inc.
Functional Diagrams

MAXQ1065 Ultra Low-Power Cryptographic Controller with ChipDNA™ for Embedded Devices

www.maximintegrated.com
MAXQ1065 Ultra Low-Power Cryptographic Controller with ChipDNA™ for Embedded Devices

Absolute Maximum Ratings
(All voltages with respect to GND, unless otherwise noted.)

- VDD to GND: -0.3V to 3.63V
- Any Pin to GND except VDD: -0.3V to (VDD + 0.3)V
- Operating Temperature Range: -40°C to +105°C
- Storage Temperature Range: -40°C to +150°C
- Junction Temperature: +150°C
- Soldering Temperature (reflow): +260°C

Continuous Package Power Dissipation
- 12-Pin TDFN (Single-Layer Board) T_A = +70°C, (derate 15.90mW/°C above +70°C) 1269.8 mW
- 12-Pin TDFN (Multilayer Board) T_A = +70°C, (derate 24.40mW/°C above +70°C) 1951.2 mW

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

12 TDFN

Package Code: TD1233+1C
Outline Number: 21-0664
Land Pattern Number: 90-0397

Thermal Resistance, Single-Layer Board:
- Junction to Ambient (θ_JA): 63°C/W
- Junction to Case (θ_JC): 8.5°C/W

Thermal Resistance, Four-Layer Board:
- Junction to Ambient (θ_JA): 41°C/W
- Junction to Case (θ_JC): 8.5°C/W

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics
(Limits are 100% tested at T_A = +25°C and T_A = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>POWER SUPPLY</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply Voltage</td>
<td>V_DD</td>
<td>(Note 1)</td>
<td>1.62</td>
<td>3.3</td>
<td>3.63</td>
<td>V</td>
</tr>
<tr>
<td>Max Total Current, Active Mode</td>
<td>I_A</td>
<td>T_A = +25°C</td>
<td>1.28</td>
<td>3</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Idle Current</td>
<td>I_IDLE</td>
<td>T_A = +25°C</td>
<td>0.4</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>V_DD Low-Power Mode Current</td>
<td>I_PDWN</td>
<td>T_A = +25°C, V_PDWN = 0V, V_DD = 1.8V (Note 2)</td>
<td>100</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Input Low Voltage for All Inputs</td>
<td>V_IL_IO</td>
<td></td>
<td>0.3 x V_DD</td>
<td></td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Input High Voltage for All Inputs Except POWER</td>
<td>V_IH_IO</td>
<td></td>
<td>0.7 x V_DD</td>
<td></td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

www.maximintegrated.com Maxim Integrated | 3
### Electrical Characteristics (continued)

(Limits are 100% tested at $T_A = +25^\circ C$ and $T_A = +105^\circ C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Low Voltage for All Outputs</td>
<td>$V_{OL_IO}$</td>
<td>$I_{SINK} = 2mA$</td>
<td>0.2</td>
<td>0.4</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output High Voltage for All Outputs</td>
<td>$V_{OH_IO}$</td>
<td>$I_{SOURCE} = 2mA$</td>
<td>$V_{DD} - 0.4$</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Pullup Resistor for All Inputs in Pullup Mode</td>
<td>$R_{PU}$</td>
<td></td>
<td>22</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
<tr>
<td>Input Pulldown Resistor for All Inputs in Pulldown Mode</td>
<td>$R_{PD}$</td>
<td></td>
<td>22</td>
<td></td>
<td></td>
<td>kΩ</td>
</tr>
</tbody>
</table>

### NONVOLATILE MEMORY

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash Erase Time</td>
<td>$t_{P_ERASE}$</td>
<td>Page erase</td>
<td>10</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>Flash Programming Time per Word</td>
<td>$t_{PROG}$</td>
<td></td>
<td>8</td>
<td></td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>Flash Endurance</td>
<td>$N_{END}$</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>kcycles</td>
</tr>
<tr>
<td>Data Retention</td>
<td>$t_{RET}$</td>
<td>$T_A = +125^\circ C$</td>
<td>10</td>
<td></td>
<td></td>
<td>years</td>
</tr>
</tbody>
</table>

### FUNCTIONAL TIMING

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation Time</td>
<td>$t_{OP}$</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
<tr>
<td>Wake-Up Time</td>
<td>$t_{WAKEUP}$</td>
<td></td>
<td>120</td>
<td></td>
<td></td>
<td>ms</td>
</tr>
</tbody>
</table>

### DIGITAL I/O: GENERAL

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output Voltage High (SPIS_MISO)</td>
<td>$V_{OH}$</td>
<td>$I_{SOURCE} = 2mA$</td>
<td>$V_{DD} - 0.4$</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output Voltage Low (SPIS_MISO)</td>
<td>$V_{OL}$</td>
<td>$I_{SINK} = 2mA$</td>
<td>0.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage High (SPIS_SCLK, SPIS_SS, SPIS_MOSI)</td>
<td>$V_{IH}$</td>
<td></td>
<td>$0.7 \times V_{DD}$</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Voltage Low (SPIS_SCLK, SPIS_SS, SPIS_MOSI)</td>
<td>$V_{IL}$</td>
<td></td>
<td>$0.3 \times V_{DD}$</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Input Leakage Current Low</td>
<td>$I_{IL}$</td>
<td>$V_{DD} = 3.63V, V_{IN} = 0V$</td>
<td>-500</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Input Leakage Current High</td>
<td>$I_{IH}$</td>
<td>$V_{DD} = 3.63V, V_{IN} = 3.63V$</td>
<td>-500</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
</tbody>
</table>

### SPI SLAVE

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating Frequency</td>
<td>$f_{SCK}$</td>
<td></td>
<td></td>
<td>10</td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>Clock Period</td>
<td>$t_{SCK}$</td>
<td></td>
<td></td>
<td>$1/f_{SCK}$</td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>Clock Input High Time</td>
<td>$t_{SCH}$</td>
<td>(Note 3)</td>
<td></td>
<td>$t_{SCK}/2$</td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>Clock Input Low Time</td>
<td>$t_{SCL}$</td>
<td>(Note 3)</td>
<td></td>
<td>$t_{SCK}/2$</td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>SS Active Setup Time</td>
<td>$t_{SS}$</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
<tr>
<td>Data Input Setup Time</td>
<td>$t_{SIS}$</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
</tr>
</tbody>
</table>
Electrical Characteristics (continued)

(Limits are 100% tested at \( T_A = +25^\circ C \) and \( T_A = +105^\circ C \). Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>CONDITIONS</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Input Hold Time</td>
<td>( t_{SIH} )</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td>( \text{ns} )</td>
</tr>
<tr>
<td>Clock Edge to Data Output Valid</td>
<td>( t_{SOV} )</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td>( \text{ns} )</td>
</tr>
<tr>
<td>SS Inactive Setup Time</td>
<td>( t_{SSD} )</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>( \text{ns} )</td>
</tr>
<tr>
<td>SS Inactive Time</td>
<td>( t_{SSH} )</td>
<td>( 1/f_{SCK} )</td>
<td></td>
<td></td>
<td></td>
<td>( \mu\text{s} )</td>
</tr>
<tr>
<td>Output Disable Time</td>
<td>( t_{SLH} )</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>( \text{ns} )</td>
</tr>
<tr>
<td>Clock Stable to SS Active</td>
<td>( t_{SAD} )</td>
<td></td>
<td>10</td>
<td></td>
<td></td>
<td>( \text{ns} )</td>
</tr>
</tbody>
</table>

**Note 1:** System requirement.

**Note 2:** Refer to Maxim [Application Note 7466: Hardware Requirements for Lowest Power Consumption in Power-Down Mode for the MAXQ1065](#) for ultra-low-power hardware requirements.

**Note 3:** \( t_{SCH} + t_{SCL} \geq 1/f_{SCK} \text{ (max)} \)
Pin Configuration

Pin Description

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>POWER</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>CEXT</td>
<td>External Capacitor. Connect to ground through a 1µF external ceramic chip capacitor. Place the capacitor as close as possible to the CEXT pin. No other components should be connected to the CEXT pin.</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>Digital Ground. Connect directly to the ground plane.</td>
</tr>
<tr>
<td>7</td>
<td>PDWN</td>
<td>Power Down. Controls the power state of the MAXQ1065. Setting this pin to GND places the MAXQ1065 into power-down mode. In power-down mode, all volatile/ephemeral registers and data are erased. Set this pin high prior to communicating with the device. This pin should remain in a high state for the duration of any cryptography computations and as long as any ephemeral data/keys are required by the host application.</td>
</tr>
<tr>
<td>12</td>
<td>VDD</td>
<td>Supply Voltage. Connect to the external power supply for the MAXQ1065. Bypass to ground with 4.7µF and 0.1µF capacitors in parallel as close as possible to the VDD pin.</td>
</tr>
<tr>
<td><strong>SPI SLAVE</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>SPIS_SCK</td>
<td>Slave Clock (SCK). The SPI clock input from an external SPI master controller.</td>
</tr>
<tr>
<td>3</td>
<td>SPIS_MOSI</td>
<td>Master Out Slave In (MOSI). This is the SPI data input line from the SPI master.</td>
</tr>
<tr>
<td>4</td>
<td>SPIS_MISO</td>
<td>Master In Slave Out (MISO). This is the SPI data output line for data going from the MAXQ1065 to an external SPI master.</td>
</tr>
</tbody>
</table>
Pin Description (continued)

<table>
<thead>
<tr>
<th>PIN</th>
<th>NAME</th>
<th>FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>SPI_SSS</td>
<td>Slave Select (SS). An input from a SPI master to select the MAXQ1065 for communication.</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>CONTROL</strong></td>
</tr>
<tr>
<td>8</td>
<td>TAMPER_IN</td>
<td>Tamper Detect Input (Optional Use). Defaults to an active-low input with strong pullup to VDD. Externally driving this pin low (0) triggers an optional tamper response. User configurable; for example, zeroization of the secret keys. Connect this pin to an external tamper sensor such as a switch triggered by unauthorized opening of the system enclosure. The tamper response is only detected if the MAXQ1065 is powered on, the PDWN pin is not asserted, and the part is in valid operating conditions. When enabled, a tamper response is triggered if the tamper pin is driven low. When not enabled, the pin can be left unconnected. TAMPER_IN is disabled by default.</td>
</tr>
<tr>
<td>10</td>
<td>RESET_OUT</td>
<td>Reset Output (Optional Use). The output level is either asserted or pulsed when selected events occur (refer to the MAXQ1065 User Guide). The pin can output a user-configurable pulse to reset another microcontroller when the function is enabled. When not enabled (default), the RESET_OUT can be left unconnected (since it has a pullup). When enabled, the RESET_OUT is configured as an open-drain input at all times. However, when an event triggers the RESET_OUT, the RESET_OUT pin is driven low or high by the MAXQ1065, depending on the configuration, for a duration that can also be configured through a command. Then, it is released and returns to open-drain mode.</td>
</tr>
<tr>
<td>9</td>
<td>WDI</td>
<td>Watchdog Input (Optional Use). When the watchdog function is enabled, the MAXQ1065 monitors this pin. Watchdog is disabled by default. This pin can be left unconnected when not in use.</td>
</tr>
</tbody>
</table>
| 11  | RDY        | Ready Output (Optional Use). The pin is set to a low level (0) when the MAXQ1065 is not ready to receive a new command, or is not ready to answer to the last command (the command is being processed). This pin is asserted by the MAXQ1065 (high level: 1):  
  ● After boot when the MAXQ1065 is ready to receive a new command,
  ● Or after the reception of a command when the processing is finished, and the response can be read by the host. This pin can be left unconnected when not used. |
MAXQ1065

Ultra Low-Power Cryptographic Controller with ChipDNA™ for Embedded Devices

**Functional Diagram**

**Block Diagram**

---

**MAXQ1065**

**I/O**

**SPI слейв**

**POWER MANAGER**

**COMMAND AND CONTROL ENGINE**

**CRYPTO ENGINE**

AES-128/256

SHA-2

TRNG

**SYSTEM SECURITY**

ChipDNA PUF

UUID

TAMPER AND INTERNAL SENSORS

SECURE BOOT/UPDATE

**8KB SECURE STORAGE**

USER DATA

SECRET/PRIVATE KEYS

X.509 CERTIFICATES

PUBLIC KEYS

CONFIGURATION

COUNTERS

ACCESS CONTROL

---

**RESERVED OUT**

**COMMAND AND CONTROL ENGINE**

**READY**

**RESET OUT**

**WATCHDOG IN**

**RESET_IN**

**CAPUT**

**RSTN**

**VDD**

**GND**

**SPI_SS**

**SPI_SCK**

**SPI_MISO**

**SPI_MOSI**

**WDI**

**RESEt_OUT**

**RDY**

**CRYPTO TOOLBOX**

TLS

AUTHENTICATION ENCRYPTION

X.509 CERT MANAGEMENT

KEY EXCHANGE

---

www.maximintegrated.com

Maxim Integrated | 8
**Detailed Description**

The MAXQ1065 is a proven and efficient hardware root of trust for embedded systems. It guarantees the confidentiality, authenticity, and integrity of critical assets and private data, and it helps preserve software intellectual property and revenue models. It can be used in a wide range of industrial, medical, network, and computer peripheral devices such as IoT embedded devices, SCADA devices, PLC, IoT gateways and sensor nodes, network appliances, medical equipment, and wearables.

The MAXQ1065 is controlled over an SPI interface. Its low pin count, reduced package size, low power consumption, and adaptable voltage range makes it easy to integrate into an existing board design. Its lifetime also makes it compatible with long-term deployments.

The software development kit (SDK) facilitates the integration of the MAXQ1065 functionality into the host microcontroller’s firmware, without the need to deeply understand the communication protocol at the bit level.

The MAXQ1065 cryptographic toolbox supports an array of security needs. Simpler systems may require as little as the provided key generation and storage. For high levels of security, full TLS/DTLS support offers a high level of abstraction. This includes TLS/DTLS 1.2 client-side key negotiation (PSK, ECDH, ECDHE), ECDSA-based TLS/DTLS authentication, digital signature generation and verification, root and device X.509 certificate storage, on-chip peer certificate verification (ECDSA), TLS/DTLS packet encryption, and signature (AES-GCM/CCM). It can also serve as a secure bootloader for the host microcontroller of the system. In addition, it can bring device-level physical security through its tamper detection input, secure inputs/outputs, secure boot, and firmware updates.

The MAXQ1065 user-programmable nonvolatile memory securely stores certificates, public, private and secret keys, monotonic counters, and arbitrary data. Access rights are fully customizable and can be granted to separate stakeholders (device manufacturer, end-user, authenticated host processor, and key importer).

The MAXQ1065 life cycle management allows flexible access control rules during the major life cycle stages of the device. Secure key loading protocol and secure factory provisioning are available.

**Software Collateral**

**Software Ecosystem**

The MAXQ1065 comes with a complete software ecosystem in an SDK, enabling seamless software integration into the host microcontroller.
The SDK includes a complete host software solution including the host library, TLS libraries, and the SPI/I²C interface library.

The host library maps the SPI commands of the MAXQ1065 into a convenient application programming interface in C language. The SPI/I²C interface library manages the communication protocol between the host microcontroller and the MAXQ1065.

On top of this host library, the MAXQ1065 TLS library is actually a choice between the Arm® Mbed® TLS or OpenSSL TLS libraries, both providing TLS1.2/DTLS 1.2 in client or server modes. In these TLS libraries, the security-sensitive processing of the TLS protocol is delegated to the MAXQ1065; therefore, the host microcontroller does not need to manipulate or store sensitive/secret data. The Mbed TLS and OpenSSL cryptographic libraries also use the MAXQ1065 as a “cryptographic engine,” storing keys and certificates and running cryptographic algorithms in lieu of the host processor. This allows the main microcontroller’s firmware to use the standard cryptographic APIs proposed by Mbed TLS or OpenSSL while taking advantage of the MAXQ1065 high-security and convenient provisioning.

The complete host software is implemented in C language, dependent only on the standard C library, with no dependence on the OS. In addition, the software SPI/I²C interface library layer, needed to interface physically with the MAXQ1065 through SPI and GPIOs, is clearly separated so it can be easily ported. The complete host software is adapted to bare-metal environments, the Arduino® development environment, Arm Mbed OS, Windows®, and Linux® (the provided software only runs in UserLAnd), and can easily be adapted to other environments.

The EV kit board allows easy interfacing with any existing system for rapid evaluation and prototyping. It connects to typical single board computers or microcontroller evaluation boards through standard connectors.

The SDK also includes:

- A simple PKI management and provisioning tool for testing purposes
- Basic examples and use cases
- TLS communication examples

The source code is accessible and reusable with nonconstraining software licenses.

Arduino is a registered trademark of Arduino, LLC.  
Arm and Mbed are registered trademarks and service marks of Arm Limited.  
Linux is a registered trademark of Linus Torvalds. 
Windows is a registered trademark of Microsoft Corporation.

Provisioning Service
Maxim Integrated can preprogram each MAXQ1065 with unique key pairs and certificates, in addition to a set of common static data, to remove the complexity of deploying a certificate issuance system at the customer's factory. During this factory-programming process, key pairs are generated onboard the MAXQ1065, the private key never leaving the MAXQ1065. The public key is extracted and certified using a standard certificate signing request sent to a dedicated hardware security module (HSM) at the factory that contains the certification authority private signing key. The certificate is loaded back into the MAXQ1065 with additional static data and customer-specific administration keys. As a result, the MAXQ1065’s ownership is transferred to the customer, and the system using the MAXQ1065 is able to connect through TLS to the targeted network infrastructure.
Software Integration
The MAXQ1065 comes with software for the host microcontroller that makes integration into any system very easy. The software enables a higher level of abstraction of the command set and the communication protocol.

Device Features

Cryptographic Toolbox for TLS
The MAXQ1065 cryptographic toolbox increases the security of TLS/DTLS based applications by providing:

- Verification of peer certificates and certificate revocation lists against trustworthy root certificates; root certificates are stored in the internal secure storage and can be securely updated
- ECDSA-based mutual authentication with other peers without exposing device private keys
- TLS handshake (PSK, ECDH, ECDHE) performed without revealing session keys
- Encryption/decryption and signature/verification of messages of the TLS record protocol with session keys
- TLS/DTLS supported algorithms
- TLS/DTLS key handshake
- ECDSA-based mutual authentication
- ECDSA X.509 on-board certificate verification
- TLS/DTLS packet encryption and signature (AES AEAD modes)
- Note: ECC algorithms run on the elliptic curve secp256r1
- Detailed list of supported TLS/DTLS 1.2 cipher suites:
  - RFC 5487:
    - TLS_PSK_WITH_AES_128_GCM_SHA256
  - RFC 6655:
    - TLS_PSK_WITH_AES_128_CCM
    - TLS_PSK_WITH_AES_256_CCM
    - TLS_PSK_WITH_AES_128_CCM_8
    - TLS_PSK_WITH_AES_256_CCM_8
  - RFC 5289:
    - TLS_ECDHE_ECDSA_WITH_AES_128_GCM_SHA256
Generic Cryptographic Services
The hardware crypto engine of the MAXQ1065 provides:

- Symmetric-key algorithms:
  - AES-128/256 (ECB, CBC, CCM, GCM)
- Elliptic-curve cryptography on curves:
  - ECC NIST secp-256r1
- Secure hash algorithms:
  - SHA-256
- MAC digest algorithms:
  - AES-CBC-MAC
  - AES-CMAC
  - HMAC-SHA-256
- Signature schemes:
  - ECDSA signature and verification
- Key exchange algorithms:
  - TLS 1.2 ECDH_ECDSA, ECDHE_ECDSA, and PSK
  - SP800-56A-r3 static ECC CDH Diffie-Hellman with SP800-56A-r3 one-step KDF
- On-chip key generation:
  - ECC
  - AES
- Random number generation:
  - NIST SP800-90A/B/C
  - Direct conditioned entropy output with health tests

Unique Identifier
Each MAXQ1065 comes with a unique ID, allowing unique identification of the system that contains the MAXQ1065 over a network. A dedicated private key allows for verification of the authenticity of the MAXQ1065.

Secure Channel
The optional secure channel provides confidentiality and integrity of commands and responses exchanged with the host processor on the SPI bus through:

- Key exchange between the host processor and the MAXQ1065, using preshared symmetric keys or ECC DH key exchange
- Signature and encryption of the commands and the responses

Tamper Detection
External tamper detection ensures information security at the system level. External tamper detection can selectively erase chosen data and can also assert the RESET_OUT pin if enabled.

Internal consistency checks also guarantee a safe processing of sensitive information within the MAXQ1065. An internal consistency error generates an immediate tamper response.

The TAMPER_IN pin can be connected to a user-defined tamper sensor, such as a switch, indicating a breach of the...
Reset Output
A secure output can be controlled when user-configurable events occur, such as failure to perform a secure boot, failure to authenticate to a server, tamper event, internal consistency error, or positive events such as the successful initiation of a secure channel with the host processor or successful TLS authentication. The secure output can control device subsystems such as the system's host microcontroller's reset signal or an LED without requiring the host microcontroller intervention. The possible triggers can be one or more of the following:

- Secure boot failure/success
- Secure channel error/success
- Tamper detection
- Internal consistency error
- Power-on reset of the MAXQ1065
- Watchdog timer expiration

The MAXQ1065 can, therefore, act as an external security watchdog.

Secure Boot, Secure Update
The integrity of the host processor's data and code can be verified through the digital signature verification mechanism. The security policy of the MAXQ1065 can leverage this verification to grant or deny access to some assets, such as the MAXQ1065 specific private key used for TLS authentication, making the system unable to initiate a TLS connection if the firmware is not trusted.

Life Cycle Management
A managed life cycle changes functions and properties over time, as shown in Table 1. At each state of the life cycle, the device and parties are granted initialization, read, or modification rights to specific information. Transitions are always initiated by the administrator using a dedicated command. The life cycle is a useful tool to manage the security policy across the various life cycle stages. Selected keys can be zeroized when moving the life cycle backwards.

Key Loading Protocol
A secure key loading using encryption and authentication protocol allows key importation into the MAXQ1065 secure storage.

Watchdog
An optional watchdog feature can be enabled. When enabled, the MAXQ1065 monitors the WDI input pin for a regular toggling from the main devices' microcontroller. The absence of toggling within a defined time frame means that the main microcontroller is not operating properly.

Field Update
In a fast-moving security landscape, the internal firmware of the MAXQ1065 can be securely updated in order to secure long-term deployments, thanks to its secure update and secure boot mechanisms.

Secure Storage and Access Control
Secure storage is organized in a set of objects of different types as detailed in Table 1. In addition to the type, objects can be defined as volatile or nonvolatile, and also objects can get erased or not on an external tamper event. To be resistant to power loss during write operations, object modification is atomic. That means if a write operation is interrupted, the object will revert to its previous value and does not remain in an intermediate, corrupted state. Objects can be allocated and deallocated at will, and the free space is reclaimed.

Objects are stored with their own user-programmable, role-based, and life cycle state-dependent access conditions. Role authentication is based on challenge-response public key strong authentication. Roles all come with dedicated secure channels providing confidentiality, integrity, and anti-replay over the command interface. The security policy of an object is defined by the administrator using the Create Object command.
Key Storage
Key objects are stored in an integrity-protected manner and can never be read in the clear. They are automatically verified before use. Key pairs can be generated internally and stored in a persistent key pair object. Key pairs can also be generated externally and imported after successful signature verification using an imported public key present in the module. Arbitrary key pairs cannot be used; verification is mandatory.

Certificate Storage
Certificates are stored in an integrity-protected manner. They are automatically verified using one or more parent certificates in the certification chain (certificates already stored in the MAXQ1065). The device verifies the digital signature of the certificates and can extract their public key.

Arbitrary certificates cannot be stored; verification by a parent certificate or by a dedicated public key is mandatory. Since the device has limited certificate-parsing capabilities, the complete parsing of the X.509 certificates is done by the host processor when required.

Storable Objects

Table 1. Storable Objects

<table>
<thead>
<tr>
<th>TYPE</th>
<th>READABLE (*)</th>
<th>COMMENT</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secret Key</td>
<td>No</td>
<td>Arbitrary symmetric keys are used in cryptographic algorithms. They can be imported or generated in place. They can be exported in an encrypted form using strict access control that uses authentication and encryption.</td>
</tr>
<tr>
<td>Public Key</td>
<td>Yes</td>
<td>Arbitrary public keys are used for the verification of key or root certificate importation requests, or for administrator authentication. Importation of public keys is strictly controlled with authentication.</td>
</tr>
<tr>
<td>Key Pair</td>
<td>Yes (public key) No (private key)</td>
<td>Arbitrary public and private key pairs are used in asymmetric cryptography algorithms. These key pairs can be imported into the MAXQ1065 or generated in place. The public key can be read out, but the private key is always protected against disclosure. Importation of key pairs is strictly controlled with authentication and encryption.</td>
</tr>
<tr>
<td>Transparent</td>
<td>Yes</td>
<td>Arbitrary user data for anything else.</td>
</tr>
<tr>
<td>Monotonic Counter</td>
<td>Yes</td>
<td>Increasing counter or decreasing counter. Used for implementing complementary life cycle system or managing number of system errors. Up to 10k write cycles are supported. Counters can be tied to key usage.</td>
</tr>
<tr>
<td>X.509 v3 Certificate</td>
<td>Yes</td>
<td>Certificates can be the MAXQ1065’s own certificates (that should have been signed by a certification authority, and that can be matched with a key pair type of object also present in the object storage) or they can come from other entities such as PKI Certification authorities or other network peers. Certificates are used to reliably mutually authenticate with other peers. Certificates are protected against modification. Importation of certificates is strictly controlled with authentication.</td>
</tr>
</tbody>
</table>

Communication Interfaces and Power
Command and data transfer occurs over the SPI. Data transfer is verified when writing and reading by a 16-bit cyclic redundancy check (CRC-16).

Ready Output
The command/response protocol can work using polling or using the MAXQ1065 ready output pin (RDY). When using polling, the host has to periodically send a polling request over the communication interface after the transmission of a command in order to be informed of its completion. The host can alternatively use the RDY pin (optionally using an interrupt-capable GPIO) to get informed of this event.

SPI
The serial peripheral interface (SPI) is a four-wire bus that provides fast, synchronous, full-duplex communication between the MAXQ1065 and the host system. The peripheral provides the following features:
Slave mode operation
- Active-low SSEL
- 10MHz (max) SPI slave clock speed
- Characters transmitted LSB first
- Data protocol uses SPI Mode 0

Low-Power Mode
The MAXQ1065 automatically enters a low-power mode upon reception of a dedicated command. While in low-power mode, the external tamper detection is still active. The MAXQ1065 wakes up automatically when the host starts sending a command to the MAXQ1065 through the selected communication interface or when a tamper event occurs.

Shutdown Mode
The MAXQ1065 enters shutdown when the PDWN pin is asserted. When resuming, the internal state of the MAXQ1065 is reset.

ChipDNA Physically Unclonable Function (PUF)
ChipDNA PUF security technology provides an exponential increase in protection against the invasive and reverse engineering attacks that hackers use. Attempts to probe or observe ChipDNA operation modifies the underlying circuit characteristics, preventing the discovery of the unique value used by the chip cryptographic functions. Similarly, more exhaustive reverse-engineering attempts are defeated due to the factory conditioning required to make the ChipDNA PUF circuitry operational. The per-device unique key is generated by the ChipDNA PUF circuitry only when needed for cryptographic operations and is then instantaneously deleted.

Most importantly, the ChipDNA secure key never resides statically in registers or memory, nor does it ever leave the electrical boundary of the IC. In addition to the protection benefits, ChipDNA simplifies or eliminates the need for secure IC key management.

Development and Technical Support
Designers must have the following documents to use all the features of this device:
- This data sheet, which contains pin descriptions, feature overviews, and electrical specifications
- The device-appropriate user guide, which contains detailed information about the device features and operation
- Errata sheets for specific revisions noting deviations from published specifications
- The MAXQ1065 host library software and its inline documentation

SPI Modes
The MAXQ1065 supports SPI communications running in either of the following two SPI modes:
- Mode 0 (CPOL = 0, CPHA = 0): Data is sampled at the leading rising edge of the clock.
- Mode 3 (CPOL = 1, CPHA = 1): Data is sampled on the trailing rising edge of the clock.

Details of the timing are described in Figure 3.
If enabled, an autodetect feature is available to detect between Mode 0 and Mode 3. The feature works by checking if the SPIS_SCK signal is low (Mode 0) or high (Mode 3) before the falling edge of the SPIS_SS signal during the tSAD time. Mode 1 and Mode 2 are not supported.
Figure 3. SPI Mode 0 and 3 Data Sampling Edges
MAXQ1065

Ultra Low-Power Cryptographic Controller with ChipDNA™ for Embedded Devices

Typical Application Circuit

Securing a Connected Device

Ordering Information

<table>
<thead>
<tr>
<th>PART</th>
<th>PIN-PACKAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAXQ1065GTC+T</td>
<td>12 TDFN</td>
</tr>
</tbody>
</table>

+Denotes a lead(Pb)-free/RoHS-compliant package.
T = Tape and reel. Full reel.
Revision History

<table>
<thead>
<tr>
<th>REVISION NUMBER</th>
<th>REVISION DATE</th>
<th>DESCRIPTION</th>
<th>PAGES CHANGED</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>5/21</td>
<td>Initial release</td>
<td>—</td>
</tr>
</tbody>
</table>

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.